ROM (Read Only Memory) and layout thereof

A memory and layout technology, applied in the field of integrated circuits, can solve the problems of large unit information storage area and shrinkage of ROM basic storage units, and achieve the effect of reducing the storage area

Inactive Publication Date: 2013-05-08
苏州兆芯半导体科技有限公司
4 Cites 5 Cited by

AI-Extracted Technical Summary

Problems solved by technology

[0005] Due to the limitation of the process rules, the area of ​​the basic storage unit of ROM cannot be reduced proportionally with the s...
the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Abstract

The invention discloses a ROM and a layout thereof. The ROM comprises at least one MOS (Metal Oxide Semiconductor) tube, bit lines and word lines, wherein each MOS tube is corresponding to at least two bit lines, and based on the connection states of two or more bit lines and the MOS tube, the MOS tube can store more than two types of state information. Namely, under the premise of fixed storage area of the ROM, by increasing the number of bit line regions, programmable information of one MOS tube of the ROM is more than 1 bit, and correspondingly, the storage area of the 1 bit of information is reduced.

Application Domain

Technology Topic

Image

  • ROM (Read Only Memory) and layout thereof
  • ROM (Read Only Memory) and layout thereof
  • ROM (Read Only Memory) and layout thereof

Examples

  • Experimental program(6)

Example Embodiment

[0032] Example one:
[0033] This embodiment provides a ROM memory, including: at least one MOS transistor, a bit line, and a word line, where figure 1 As shown, the drain of each MOS transistor corresponds to at least two bit lines BL, the gate of the MOS transistor is connected to the word line WL, and the source of the MOS transistor is grounded.
[0034] The connection state of two or more bit lines and the MOS tube can make the MOS tube store more than two kinds of state information. That is, under the premise of a certain ROM memory area, by increasing the number of bit line regions, the programmable information of a MOS tube of the ROM memory can be made larger than 1 bit, and the storage area of ​​1 bit information is correspondingly reduced.

Example Embodiment

[0035] Embodiment two:
[0036] This embodiment discloses a ROM memory layout corresponding to the above embodiment, which includes at least one MOS tube area, a word line area and a bit line area.
[0037] Among them, such as figure 2 As shown, the MOS tube region source region S, source metal region SM, drain region D, drain metal region DM, gate region G, and gate metal region GM. The source metal region SM, the drain metal region DM and the gate metal region GM all extend in a first direction and are arranged in a second direction, the first direction being perpendicular to the second direction. And the source metal region SM is located in the source region S, the drain metal region DM is located in the drain region D, the gate metal region GM is located in the gate region G, between the source metal region SM and the source region S A contact hole is provided between the drain metal region DM and the drain region D, and between the gate metal region GM and the gate region G, so that the metal and the active region are in electrical contact.
[0038] The word line region WLq overlaps the gate metal region GM and extends along the first direction, and a contact hole is provided between the word line region WLq and the gate metal region GM to achieve electrical contact between the gate metal and the word line .
[0039] At least two bit line regions BLq overlap with the drain metal region DM of one MOS tube region. The bit line region BLq extends in the second direction.
[0040] When programming the ROM memory, a contact hole can be produced between the bit line region BLq and the drain metal region DM through semiconductor manufacturing technology (such as laser drilling) to achieve electrical contact between the bit line and the drain metal region , Store the corresponding status information in the ROM memory.
[0041] Moreover, at most one bit line is in electrical contact with the drain metal. When different bit lines are in electrical contact with the drain metal, the state information stored in the ROM memory is different. When no bit line is in electrical contact with the drain metal, The state information stored in the ROM memory is also different from the state information when any bit line is in electrical contact with the drain metal.
[0042] In the ROM memory layout provided by the present invention, the connection state of two or more bit lines and the MOS transistor can make the MOS transistor store more than two kinds of state information. In the ROM memory layout provided by the present invention, under the premise of a certain ROM memory layout area, by increasing the number of bit line regions, the programmable information of a MOS tube of the ROM memory can be greater than 1 bit, which is reduced by 1 bit accordingly. Information storage area.

Example Embodiment

[0043] Embodiment three:
[0044] This embodiment discloses another ROM memory, which includes a MOS tube, a word line and three bit lines.
[0045] Such as image 3 As shown, the source of the MOS transistor is grounded, the gate is connected to the word line WL, and the drain corresponds to three bit lines, namely the first bit line BL1, the second bit line BL2, and the third bit line BL3.
[0046] Among them, the first bit line BL1, the second bit line BL2, and the third bit line BL3 can only have one connected to the drain of the MOS transistor. When the third bit line BL3 is connected to the drain, one MOS transistor stores When the second bit line BL2 is connected to the drain, the state information stored by a MOS transistor is “01”; when the first bit line BL1 is connected to the drain, a MOS transistor The stored state information is "10"; when no bit line is connected to the drain, the state information stored by a MOS tube is "11".
[0047] Figure 4 For the layout of the above ROM memory, it can be seen that the ROM memory layout includes a MOS tube region and a first bit line region BLq1, a second bit line region BLq2, and a third bit line region BLq3. The three bit line regions are all connected to the drain of the MOS tube region. The extremely metal regions DM overlap, and the arrangement of the three bit line regions does not occupy additional area.
[0048] It can be seen that under the premise that the ROM memory with a MOS tube has a certain area, by increasing the number of bit line areas to three, one MOS tube in the ROM memory can store four kinds of state information, and 2 bits of information can be programmed accordingly. Reduced the storage area of ​​1-bit information.
the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

PUM

no PUM

Description & Claims & Application Information

We can also present the details of the Description, Claims and Application information to help users get a comprehensive understanding of the technical details of the patent, such as background art, summary of invention, brief description of drawings, description of embodiments, and other original content. On the other hand, users can also determine the specific scope of protection of the technology through the list of claims; as well as understand the changes in the life cycle of the technology with the presentation of the patent timeline. Login to view more.
the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

Similar technology patents

Connection type U disk

InactiveCN103065666AReduce storage areaEasy to carryDigital storageEngineeringAccess port
Owner:苏州久三智能科技有限公司

Placing rack for photovoltaic laminated part

PendingCN113148371AReduce risk of crackingReduce storage areaRigid containersInternal fittingsStructural engineeringMechanical engineering
Owner:江苏彩虹永能新能源有限公司

Combined type ship lock structure

InactiveCN106480865AReduce storage areaReduce widthDry-docksClimate change adaptationRebarReinforced concrete
Owner:CHANGSHA UNIVERSITY OF SCIENCE AND TECHNOLOGY

Classification and recommendation of technical efficacy words

  • Reduce storage area

Inulin preparing method taking dried jerusalem artichoke as raw material

ActiveCN103044579AReduce storage areaEasy to storeIonActivated carbon
Owner:YANTAI INST OF COASTAL ZONE RES CHINESE ACAD OF SCI

Bitmap storage method

ActiveCN104793897AReduce storage areaReduce the chance of problemsInput/output to record carriersBit pairingBitmap
Owner:武汉神州数码云科网络技术有限公司

Image processing method, program thereof, and image processing apparatus

InactiveUS20090195803A1Decrease in drawing speed can be suppressedReduce storage areaDigitally marking record carriers2D-image generationSoftwareRaster graphics
Owner:SEIKO EPSON CORP

Rough cutting machine

Owner:ZHEJIANG LEKELAI MACHINERY
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Try Eureka
PatSnap group products