Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Artificial circuit fault diagnosis pattern sorting algorithm

A technology for simulating circuit faults and circuit faults, which is applied in the field of fault diagnosis of analog circuits, can solve the problems of testing and fault diagnosis, the slow development of fault diagnosis research of analog circuits, and the complexity of structural models

Inactive Publication Date: 2013-08-14
NAVAL AERONAUTICAL & ASTRONAUTICAL UNIV PLA
View PDF2 Cites 26 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0002] Fault diagnosis of analog circuits began in the 1960s, and its theoretical research started from the solvability of network element parameters. However, due to its unique difficulties such as diversity of fault states, tolerance of element parameters, insufficient information and Due to the complexity of the structural model, the development of research on fault diagnosis of analog circuits is relatively slow, and its testing and fault diagnosis have always been a problem that plagues the circuit testing industry.
After the 1990s, with the development of artificial intelligence technology, fuzzy theory, wavelet technology and some machine learning methods have been applied in this field and achieved good results, but they all have one-sidedness and have no effect on solving actual analog circuit faults. There is still a certain gap between diagnosis and analysis of problems

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Artificial circuit fault diagnosis pattern sorting algorithm
  • Artificial circuit fault diagnosis pattern sorting algorithm
  • Artificial circuit fault diagnosis pattern sorting algorithm

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0017] With the continuous development of artificial intelligence technology, analog circuit fault diagnosis technology based on machine learning has become a research hotspot. Fault diagnosis of analog circuits is essentially a pattern recognition and classification problem. Therefore, how to extract sensitive quantities that reflect fault characteristics is a key technology and an important part of analog circuit fault diagnosis. At the same time, the ultimate purpose of extracting features is to construct a classifier for test samples to realize the discovery and separation of different fault types.

[0018] In order to achieve the above object, method of the present invention is achieved like this:

[0019] 1. Spatial modeling of analog circuit fault feature information

[0020] When a circuit fails, the signals of each effective node will change, and non-stationary signals often appear. If only the analysis methods in the time domain or frequency domain are used, the loc...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention discloses an artificial circuit fault diagnosis pattern sorting algorithm based on signal characteristic space modeling. According to the method, signals collected by test nodes are utilized, optimal fractional Fourier transform (FrFT) and R type cluster analysis are performed on the signals on the basis of the maximum entropy principle (MEP) to describe the characteristics of fault samples, and different spatial distribution modeling of faults are conducted; according to the sort separability criterion of the characteristic evaluation of minimum-in-cluster-distance and maximum-between-cluster-distance, objective optimization functions of nuclear parameters are constructed, and on the basis of a self-adaption genetic algorithm, the objective functions are optimally solved, and the nuclear parameters are adjusted; in combination with Q type cluster analysis, a hierarchical support vector machine classifier (SVC) is constructed to find and separate the faults; and through the algorithm, sensitivity reflecting fault characteristics can be extracted from measurement signals, and higher fault diagnosis speed and higher fault diagnosis accuracy are achieved. The fault diagnosis examples of a Continuous-Time State-Variable Filter circuit and an ML-8 radar prove the speediness and effectiveness of the algorithm.

Description

technical field [0001] The invention relates to a fault diagnosis method of an analog circuit, which belongs to the technical field of test diagnosis, realizes a pattern classification method through signal feature space modeling, can be used to judge the working state of the analog circuit part in a missile, and can diagnose faults state for discovery and separation. Background technique [0002] Fault diagnosis of analog circuits began in the 1960s, and its theoretical research started from the solvability of network element parameters. However, due to its unique difficulties such as diversity of fault states, tolerance of element parameters, insufficient information and Due to the complexity of the structural model, etc., the development of research on fault diagnosis of analog circuits is relatively slow, and its testing and fault diagnosis has always been a problem that plagues the circuit testing industry. After the 1990s, with the development of artificial intelligen...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
IPC IPC(8): G01R31/316
Inventor 史贤俊廖剑周绍磊肖支才张文广王朕张树团秦亮
Owner NAVAL AERONAUTICAL & ASTRONAUTICAL UNIV PLA
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products