Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Chip thermal analysis method based on three-dimensional domain decomposition

A three-dimensional area, thermal analysis technology, applied in special data processing applications, instruments, electrical and digital data processing, etc. Speed, shortening time, temperature accurate effect

Inactive Publication Date: 2013-09-25
TSINGHUA UNIV
View PDF1 Cites 11 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

Studies have shown that thermal analysis of a chip can result in errors of more than 10°C if heat dissipating components are not considered or approximate simplifications are made to their geometry
[0004] Since the size of heat dissipation components such as heat sinks is much larger than the size of the integrated circuit chip, the calculation time for the overall thermal analysis of the chip system will be greatly increased, and some fast algorithms cannot be applied to this thermal analysis problem involving multiple areas of different sizes
Therefore, the efficiency of chip thermal analysis method needs to be improved

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Chip thermal analysis method based on three-dimensional domain decomposition
  • Chip thermal analysis method based on three-dimensional domain decomposition
  • Chip thermal analysis method based on three-dimensional domain decomposition

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0017] refer to figure 1 As shown, it is a schematic diagram of the application environment of a preferred embodiment of the chip thermal analysis method based on three-dimensional area decomposition of the present invention. The chip thermal analysis method based on three-dimensional domain decomposition is applied to the computing device 1 . The computing device 1 includes a chip thermal analysis program 10 , a storage device 11 and a processor 12 . The storage device 11 stores program codes of the chip thermal analysis program 10 and data required during operation. The processor 12 executes the program code of the chip thermal analysis program 10 to implement the chip thermal analysis method based on three-dimensional area decomposition, and calculate the temperature distribution of the chip in the chip system. The chip system includes a chip and k heat dissipation components (k≥1). The heat dissipation components include, but are not limited to, heat spreaders and heat ...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

A chip thermal analysis method based on three-dimensional domain decomposition comprises the steps of adopting a non-overlapping domain decomposition method to perform thermal analysis of a chip system including a chip and a heat-radiating part, performing discrete grid division of different domains of the chip system respectively, setting an appropriate condition at each domain interface position to solve the domains and achieving convergence of a computed result of the interface position of the chip and the heat-radiating part through multiple overall iterations. By means of the chip thermal analysis method based on the three-dimensional domain decomposition, temperature distribution of the chip in the chip system can be quickly calculated.

Description

technical field [0001] The invention belongs to the technical field of integrated circuit physical verification and analysis, and in particular relates to a method for accurately calculating chip temperature distribution. Background technique [0002] With the development of integrated circuits, more and more devices are included in the integrated circuits, and the power consumption per unit area shows an increasing trend. Therefore, the problem of heat generation of integrated circuits has become increasingly prominent. In order not to affect the normal operation and reliability of the circuit, it is necessary to equip the chip in the integrated circuit with an effective heat dissipation component (such as a heat spreader, a heat sink), and the chip and the heat dissipation component together form a heat conduction system. [0003] In the integrated circuit design process, in order to ensure the performance of the final chip, it is necessary to conduct chip thermal analysi...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
IPC IPC(8): G06F19/00
Inventor 喻文健章涛
Owner TSINGHUA UNIV
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products