Patents
Literature
Patsnap Eureka AI that helps you search prior art, draft patents, and assess FTO risks, powered by patent and scientific literature data.

85 results about "Physical verification" patented technology

Physical verification is a process whereby an integrated circuit layout (IC layout) design is verified via EDA software tools to ensure correct electrical and logical functionality and manufacturability. Verification involves design rule check (DRC), layout versus schematic (LVS), XOR (exclusive OR), antenna checks and electrical rule check (ERC).

Anti-interference multi-dimensional force sensing measurement method and system

The invention relates to the technical field of multi-dimensional force sensing measurement, and discloses an anti-interference multi-dimensional force sensing measurement method and system, and the method comprises the steps: optimizing the layout of a heterogeneous sensor array based on a stress field, generating an anti-interference signal through cross-band wavelet packet decomposition and dynamic weight fusion, separating a multi-dimensional force component in combination with a hybrid decoupling algorithm, and carrying out the multi-dimensional force sensing measurement. The weight and the sampling rate of the sensor are dynamically adjusted by adopting fuzzy logic control, and a high-reliability measurement result is finally output through rigid mechanical verification and GAN reconstruction iterative correction; the system comprises a heterogeneous sensor array module, a signal preprocessing module, a dynamic decoupling module, an environment self-adaption module, a redundancy verification module and a data integration module. Through cross-band fusion, a hybrid decoupling algorithm and environment adaptive closed-loop feedback, GAN reconstruction and physical verification are combined, the anti-interference capability and the decoupling precision are improved, and the reliability of abnormal signals and the multi-scene adaptability of the system are ensured.
Owner:SHENZHEN SWJ TRANSDUCER TECH CO LTD

Digital-analog hybrid circuit design method and device, equipment and storage medium

The invention provides a digital-analog hybrid circuit design method, device and equipment and a storage medium, and the method comprises the steps: constructing a simulation auxiliary unit library for a simulation module needing to be used in a digital-analog hybrid circuit; in the RTL (Register Transfer Level) design stage, the digital standard cell library and the analog auxiliary cell library are called to carry out digital-analog hybrid circuit design, and a digital-analog hybrid circuit is obtained; automatically generating a layout of the digital-analog hybrid circuit through a digital back-end tool; and after physical verification and parasitic parameter extraction are carried out on the layout of the digital-analog hybrid circuit, post-simulation verification is carried out. Therefore, layout generation of the digital-analog hybrid circuit can be automatically completed, a schematic diagram and a layout of a top layer do not need to be completed manually, the design process is greatly simplified, and the design period is shortened. For a process migration scene, only a small number of simulation auxiliary units need to be redesigned, codes of other digital parts can be reused and rapidly modified, and the designed process migration efficiency is improved.
Owner:PRIMARIUS TECH CO LTD

Power system transient stability assessment sample enhancement method, system and device based on timing constraint generative adversarial network and medium

The invention discloses an electric power system transient stability evaluation sample enhancement method, system and device based on a timing constraint generative adversarial network and a medium, and belongs to the technical field of electric power system safety analysis, and the method comprises the steps: constructing a sample enhancement model, generating transient time sequence data based on random noise and system feature tags by a generator, the discriminator outputs a sample authenticity score and a time sequence consistency score through a time sequence neural network, the physical constraint module calculates physical constraint loss of the generated data, the model is alternately trained in combination with multi-dimensional loss, the trained generator is utilized to synthesize samples, and qualified samples are screened through physical verification. According to the invention, by introducing the LSTM time sequence constraint, the WGAN-GP stable training mechanism and the multi-dimensional physical consistency constraint, three core problems of poor time sequence coherence, modal collapse and physical law violation in the existing sample enhancement method are cooperatively solved, and high-quality transient scarce samples can be generated.
Owner:YUNNAN POWER GRID CO LTD

Virtual-real fusion engineering training method and system

PendingCN120611846ACosmonautic condition simulationsForecastingIntegrated engineeringPersonalization
The invention provides a virtual-real fusion engineering training method and system, and relates to the field of educational informatization and engineering practical training. According to the method, training knowledge points are extracted from multi-course resources through natural language processing, and a cross-course associated knowledge network is constructed; learning behaviors of students are collected to generate learning state vectors, and a personalized training path is planned by using a reinforcement learning algorithm. Students complete simulation and predict performance indexes on the digital twin platform, and design is automatically deployed to entity hardware for entity verification after the performance indexes are qualified; during operation, multi-modal data such as sensors and images are synchronously collected, stability, accuracy and compliance scores are output through a fusion model, an evaluation result is fed back to a knowledge network to dynamically adjust nodes and edge weights, training path closed-loop optimization is achieved, and the individuation, effectiveness and intelligent level of engineering education are remarkably improved.
Owner:XUCHANG UNIV

Operation and maintenance decision-making method, device and equipment for new energy station and medium

The invention relates to the technical field of new energy power generation, and discloses an operation and maintenance decision-making method of a new energy station. The method comprises the following steps: acquiring meteorological data of a target new energy station, and equipment operation data and position relation data of each piece of target equipment; fusing the meteorological data, the equipment operation data and the position relation data based on the space-time correlation features of the target equipment to carry out space-time fusion, and determining the real-time state of the target equipment based on the space-time fusion features obtained through fusion; determining a first operation and maintenance decision result based on the real-time state and a preset operation and maintenance decision knowledge graph; performing physical verification on the first operation and maintenance decision result to obtain a physical verification result; performing security verification on the real-time state, the first operation and maintenance decision result and the physical verification result to obtain a security verification result; the first operation and maintenance decision result is verified based on the physical verification result and the safety verification result, the obtained second operation and maintenance decision result serves as the operation and maintenance decision result of the new energy station, and the method has the advantage of being high in fault recognition accuracy.
Owner:BEIJING EAST ENVIRONMENT ENERGY TECH

Method for evaluating sealing performance of pipe joint

The invention discloses a method for evaluating the sealing performance of a pipe joint, and the method avoids the defect that the visual inspection of tiny seepage is easy to omit through building the relation between a leakage rate value and an actual leakage phenomenon. Based on a numerical calculation method, the time period and the cost waste of physical verification are saved, the sealing performance can be pre-judged during product design by adopting the method, and the stress index and the sealing contact width index of main structure parameter design are reversely solved according to the sealing performance index; and traceability can be carried out when a leakage fault is sent, a weak link of contact pressure is found, and guidance is brought to improvement of sealing performance.
Owner:CHENGDU AIRCRAFT INDUSTRY GROUP

Physical IP verification device and method, computer equipment and medium

The invention relates to the technical field of integrated circuits and provides a physical IP verification device and method, computer equipment and a medium. The physical IP verification device comprises a first reusable multimode test sequence generator, a verification component physical interface, a second reusable multimode test sequence generator and a verification component serial interface. Therefore, different simulation requirements and scenes such as accelerated simulation efficiency and integrated verification can be considered, protocol consistency verification, functional verification completeness of a physical layer subsystem level and standardized protocol verification are supported, and abundant test vector sets are provided; according to the method, the requirements of butt joint test scenes and completeness verification of different levels such as a transaction layer, a data link layer and a physical layer can be met, debugging interaction interfaces and debugging means with rich levels are supported, different physical interface versions and interface data bus bit widths are supported, and hierarchical and fine-granularity low-power-consumption management is also supported.
Owner:CORE YAOHUI SEMICON TECH (SHANGHAI) CO LTD

Remote semi-physical verification method and remote semi-physical verification system for electromechanical system

The invention provides an electromechanical system off-site semi-physical verification method and an off-site semi-physical verification system. The electromechanical system off-site semi-physical verification method provided by the invention is applied to an electromechanical system off-site semi-physical verification system, a virtual simulation model is used for replacing part of entity equipment, the entity equipment deployed in a distributed manner is integrated, and a comprehensive management computer and a 5G communication technology are used for cooperatively combining a verification loop, so that the verification efficiency is improved. According to the verification method, entity hardware requirements and maintenance cost can be reduced, centralized deployment of entity equipment is not needed, equipment in different regions can be utilized to participate in verification synchronously, expenditure caused by equipment transportation or centralized verification is reduced, and verification cost can be reduced; through real state parameters and timestamps updated in real time, high-precision synchronization of a control instruction and equipment response is ensured, and a reliable verification result can be provided.
Owner:JINCHENG NANJING ELECTROMECHANICAL HYDRAULIC PRESSURE ENG RES CENT AVIATION IND OF CHINA

Data center dynamic environment decision-making method and system

The invention provides a data center dynamic environment decision-making method and system, which can be applied to the technical field of data center intelligent dynamic environment operation and maintenance. The data center dynamic environment decision-making method comprises the following steps: collecting dynamic environment multi-modal data of a data center in real time; performing time sequence feature extraction processing on the moving ring multi-modal data to obtain moving ring time sequence features, and constructing unified physical state representation by using a clustering analysis result of the historical fault information and the moving ring time sequence features; executing a physical rule embedding operation on the unified physical state representation to obtain a physical constraint result, and executing a simulation deduction operation based on a world simulation engine on the unified physical state representation to obtain a simulation deduction result; executing a decision generation operation based on a large language model by using the physical constraint result and the simulation deduction result to obtain an initial decision scheme, and executing a multi-dimensional evaluation operation and a scheme optimization operation based on physical verification on the initial decision scheme to obtain a decision scheme; and interactively displaying the decision scheme to the user.
Owner:INST OF AUTOMATION CHINESE ACAD OF SCI +1

Multi-level collaborative verification method and platform for aircraft power generation system controller, and storage medium

The invention relates to the field of aviation electrical engineering and real-time simulation testing, and provides a multi-level collaborative verification method and platform for an aircraft power generation system control strategy and a storage medium, and the method comprises the steps: an offline simulation stage: carrying out the preliminary design and verification of the control strategy; in the real-time simulation stage, closed-loop real-time verification and parameter optimization are carried out on the control strategy; in the rapid prototyping stage, optimized control strategy codes are deployed to a rapid prototyping controller and are connected with real or high-precision simulated power generation system hardware, and hardware-in-loop-entity hybrid verification is carried out; wherein a unified performance reference and error feedback chain penetrating three stages of off-line simulation, real-time simulation and rapid prototyping is established, a verification result of each stage is used as an expected reference of the next stage, and error monitoring and backtracking correction are carried out. According to the method, through offline-real-time-prototype three-layer progressive verification and a model precision progressive calibration mechanism, the confidence coefficient and the one-time success rate of final physical verification are greatly improved.
Owner:BEIJING AERONAUTIC SCI & TECH RES INST OF COMAC +1

An audit system operation and maintenance log automatic generation method and device

The present application relates to the technical field of log analysis, and particularly relates to a kind of audit system operation and maintenance log automatic generation method and equipment.The method parses log stream to distinguish business log entries from unassociated abnormal entries, constructs thread execution sequence and calculates the idle time slice between adjacent business log entries in thread execution sequence;Load the resource constraint mapping table defining hardware resource type and minimum duration;Get the candidate business entries of unassociated abnormal entries, and perform mutual exclusivity and capacity physical verification using the resource constraint mapping table to filter out effective candidate business entries;According to the time difference between unassociated abnormal entries and its effective candidate business entries, filter out the best matching business entries, and then backtrack the business context, inject the exception stack and correct the state to generate structured audit records.The present application realizes non-invasive and high-precision exception attribution based on the rules of runtime resource constraints, and improves the integrity and accuracy of audit data.
Owner:HANGZHOU FEIZHIYUN INFORMATION TECH CO LTD

Digital back-end netlist conversion and physical verification method and system, computer and medium

The invention discloses a digital back-end netlist conversion and physical verification method and system, a computer and a medium, and the method comprises the steps: exporting a GDS file after layout and wiring from a digital back-end, and completing layout information by fusing standard unit data in a process design suite; exporting a Verilog netlist file from a digital back end; the Verilog netlist file is subjected to netlist format conversion, and a CDL file is obtained; manually calibrating the CDL file, and establishing electrical equivalence of the module-level power supply network and the standard power supply network; and configuring an LVS verification rule, using the calibrated CDL file as a schematic diagram netlist, using an SP netlist generated by the GDS as a layout netlist, explicitly setting a power supply network name, and finally executing LVS verification. According to the method, the electrical connection consistency of the CDL file and the GDS layout can be realized through a standardized power supply network naming mapping mechanism, the LVS verification passing rate is improved, and the manual debugging cost is reduced.
Owner:NO 24 RES INST OF CETC

Secondary circuit modeling verification method, device, computer, storage medium and program product

The present application discloses a secondary circuit modeling and verification method, device, computer, storage medium and program product, the method comprising: obtaining a terminal block image; determining the terminal numbers and terminal wiring relationships of all terminals based on the terminal block image; modeling based on the basic structural information, terminal numbers and terminal wiring relationships of all terminals to obtain a target terminal block model; obtaining a first verification result by performing simulation verification on the target terminal block model; performing physical verification on the target terminal block model based on the operating status data of the terminals in the substation to obtain a second verification result; obtaining a target verification result based on the first verification result and the second verification result. By modeling based on the basic structural information, terminal numbers and terminal wiring relationships of the terminals, and then performing simulation verification and physical verification on the obtained target terminal block model, the accuracy of the generated target terminal block model is ensured.
Owner:SHENZHEN POWER SUPPLY BUREAU

Generator partial discharge sample generation method based on physical constraint and reinforcement learning

The invention discloses a generator partial discharge sample generation method based on physical constraint and reinforcement learning, and the method comprises the steps: collecting a generator typical defect partial discharge PRPD sample, extracting phase distribution, amplitude asymmetry and discharge repetition rate polarity ratio features, and constructing a multi-dimensional physical feature constraint space; constructing a generative adversarial network comprising a generator, a discriminator and a physical verification module; in the training process, the generator generates a simulated PRPD sample, the discriminator outputs the authenticity probability, and the physical verification module calculates the physical feature deviation of the simulated PRPD sample in the multi-dimensional physical feature constraint space; carrying out weighted fusion on the authenticity probability and the physical characteristic deviation to construct a comprehensive reward function of reinforcement learning; and using a strategy gradient algorithm to update generator parameters according to the comprehensive reward function until convergence, and using a convergence generator to generate a simulated PRPD sample. According to the method, the problems of scarcity and uneven distribution of generator stator insulation fault samples are effectively solved, and a high-quality data basis is provided for improving the generalization ability and accuracy of a diagnosis model.
Owner:HUAZHONG UNIV OF SCI & TECH

Method for constructing a double-gate reconfigurable field effect transistor process design kit

The application discloses a double-gate reconfigurable field effect transistor process design kit construction method, and belongs to the field of integrated circuit process design kit expansion, reconfigurable device modeling and physical verification. In view of the fact that existing open source PDK mainly faces traditional CMOS devices and is difficult to support circuit design, layout drawing and post-layout verification of double-gate RFET, the application provides a process design kit construction method for double-gate RFET. The method comprises the following steps: constructing a four-terminal RFET compact model and packaging the four-terminal RFET compact model into a SPICE subcircuit; establishing a schematic symbol, a layout unit and parameter configuration; extending LVS device identification rules to identify four-port RFET devices containing a source, a drain, a control gate and a polarity gate; constructing a parasitic parameter extraction file and integrating the parasitic parameter extraction file into a layout verification process; and finally, performing post-layout simulation verification on an RFET inverter and reconfigurable NAND and NOR logic. The application realizes a complete design closed loop of double-gate RFET from a model, a schematic, a layout, DRC / LVS, PEX and reverse label simulation.
Owner:EAST CHINA NORMAL UNIV

A physical design method, device, server and storage medium

The present application provides a physical design method, device, server and storage medium, which are applied to the field of computer technology. After merging the netlists of the first module and the second module to generate the netlist of the general module, the method performs physical design based on the netlist of the general module, and splits the physical design of the general module into a first module database and a second module database. Finally, physical verification and timing verification are performed on the first module database and the second module database respectively. Compared with the physical design method in the prior art that requires physical design and verification of the first module and the second module respectively, the method reduces one physical design process by merging the first module and the second module into a general module and performing physical design on the general module, and can also simplify the subsequent physical verification and timing verification processes, which helps to improve the design efficiency of integrated circuits.
Owner:PHYTIUM TECH CO LTD +1

Method and apparatus for accelerating physical verification of large-scale integrated circuit and storage medium

Disclosed are a method and apparatus for accelerating physical verification of a large-scale integrated circuit, and a storage medium. The method comprises: establishing a corresponding physical verification task for each round of design at every development stage of an integrated circuit design; and for any round of design at any development stage of the integrated circuit design, classifying and grouping checking rules in a physical verification checking rule base on the basis of technological process characteristics and / or physical verification requirements of the round of design, each classification comprising at least one attention group, splitting the physical verification task of the round of design into at least one sub-task, each sub-task corresponding to one attention group, and executing sub-tasks of all classifications in parallel, each sub-task using a checking rule comprised in a corresponding attention group to perform physical verification on the round of design of the integrated circuit.
Owner:SUNLUNE (SINGAPORE) PTE LTD

Airplane power distribution system controller rapid prototype design method and system based on multi-level hardware-in-loop verification

The invention relates to the technical field of aviation electrical system design and verification, and provides an aircraft power distribution system controller rapid prototype design method and system based on multi-level hardware-in-loop verification, and the method comprises the steps: S1, an architectural offline simulation stage: carrying out the preliminary function verification and parameter setting of a control logic through a unified simulation model; s2, in a distributed real-time simulation and code generation stage, real-time closed-loop verification and iterative optimization are carried out on control logic; and S3, a hardware replacement type rapid prototype verification stage: performing performance verification and final setting on the control strategy under a highly approximate real working condition. The method provided by the invention not only can greatly reduce the safety risk in the physical test, but also has the remarkable advantages of short development period, low verification cost and support of multi-level integrated verification, thereby providing reliable experimental data support for the subsequent physical verification of the aircraft power distribution system control strategy.
Owner:BEIJING AERONAUTIC SCI & TECH RES INST OF COMAC +1

Artificial intelligence general identification education method and system based on bimodal closed loop feedback

The invention relates to the technical field of intelligent education, in particular to an artificial intelligence general identification education method and system based on bimodal closed-loop feedback. The method comprises the steps that a project task is acquired, students are guided to acquire situational data through an entity AI teaching aid, and a terminal provides real-time feedback for the acquisition process; entity verification is carried out on an entity AI teaching aid in a real environment, if a task is judged to be failed, the intelligent routing unit classifies problems based on multi-dimensional classification, and a feedback mode is dynamically selected; if the rule feedback mode is selected, matching a predefined rule base to generate a structured instruction, pushing the structured instruction to the terminal, guiding the student to take additional data and performing incremental training; if an Agent collaboration mode is selected, calling a cloud large model API to generate a Scotch bottom type guide dialogue, guiding students to analyze problems and select solutions, and performing entity verification again after data supplementary shooting and incremental training are completed; according to the invention, the practice efficiency and thinking cultivation depth of K12 artificial intelligence education are improved.
Owner:GUANGZHOU PIXEL SOLUTIONS CO LTD

Agile hardware implementation system with learning-based synthesis assistance

To provide an agile prototyping system and method based on meta learning.SOLUTION: A hardware design flow includes: usually preparing system specifications 110 as a target and requirement such as clock frequency, latency, power consumption, accuracy, and footprints; designing (120) computing architecture to meet the specifications; describing (130) its functional design and logic design onto register-transistor logic (RTL); synthesizing (140) the RTL design to gate logics; physically designing (150) the gate logics so as to be placed onto a plane; conducting (160) design rule check (DRC) and other physical verification; fabricating a chiplet (170); packaging and testing (180) the chiplet; and deploying the chiplet as a custom computing chip 190.SELECTED DRAWING: Figure 1
Owner:MITSUBISHI ELECTRIC CORP

Physical verification workflow for semiconductor circuit designs

An electronic design automation (EDA) tool and system for physical verification of workflow for semiconductor circuit designs, and methods of using the same is described. Generally, the method includes (i) automatic splitting an integrated circuit (IC) layout into a number of windows for parallel processing using a plurality of central processing cores; (ii) extracting parasitic capacitance structures from the IC layout; (iii) generating fill elements for masks to fabricate an IC having the IC layout using a metadata matrix to minimize volume of information and resources needed; and (iv) extraction of parasitic resistance structures from IC layout. In some embodiments, the IC layout is additionally or alternatively split into groups of rules for processing. Other embodiments are also described.
Owner:SILVACO INC

Physical IP verification device, verification method, computer equipment and media

This application relates to the field of integrated circuit technology and provides a physical IP verification device, verification method, computer equipment, and medium. The physical IP verification device includes: a first reusable multi-mode test sequence generator, a verification component physical interface, a second reusable multi-mode test sequence generator, and a verification component serial interface. This allows for the consideration of different simulation needs and scenarios, such as accelerating simulation efficiency and integrating verification. It supports protocol consistency verification, physical layer subsystem-level functional verification completeness, and standardized protocol verification. It provides a rich set of test vectors to meet the interfacing test scenarios and completeness verification needs of different layers, including the transaction layer, data link layer, and physical layer. It supports richly layered debugging interfaces and debugging methods, different physical interface versions and interface data bus widths, and also supports hierarchical and fine-grained low-power management.
Owner:CORE YAOHUI SEMICON TECH (SHANGHAI) CO LTD

A method and system for ergonomic evaluation of a high-speed ship integrated control console

The application provides a kind of high-speed ship integrated control console ergonomics evaluation method and system.The method is first based on CAD drawing to construct three-dimensional virtual simulation model, through JACK platform to carry out man-machine efficiency analysis, generates operation accessible domain and joint load early warning data;Second, build wooden model prototype, measure static size and dynamic operation parameter, combine GJB 2873-1997 standard and user experience scale to generate optimization parameter set;Finally, seven-dimensional comprehensive evaluation is carried out on semi-physical model, covering man-machine applicability, usability, task completion, environmental adaptability, software interface and user experience, output structure optimization scheme.Adopting the progressive mode of virtual simulation, physical verification and semi-physical evaluation, through mapping method, multiple regression analysis and experimental detection, solve the operation surface height adaptation, display layout optimization and multi-war position coordination efficiency problem.The application realizes closed-loop evaluation from design verification to man-machine efficiency optimization, significantly improves the man-machine engineering adaptability of high-speed ship control console.
Owner:SHANGHAI ZHONGCHUAN SDT-NERC CO LTD

Controllable pattern clustering for characterized semiconductor layout designs

A computing system implementing a physical verification tool can determine principal feature components describing geometric patterns around points of interest in a semiconductor layout design. The principal feature components include topological features indicating whether structures are present around the points of interest, and include dimensional features corresponding to measurements associated with the structures present around the points of interest. The physical verification tool can generate a topological signature for each of the points of interest based on the topological features, and cluster the points of interest into different subsets based on the topological signature. The physical verification tool can perform design rule check operations on the semiconductor layout design to identify whether one or more of the points of interest correspond to a design rule violation and perform pattern matching to identify whether other points of interest match the point of interest corresponding to the design rule violation.
Owner:SIEMENS INDUSTRY SOFTWARE INC

Hand-object interaction data quality verification system

The embodiment of the invention relates to the technical field of robots, in particular to a hand-object interaction data quality verification system. The system comprises a data preprocessing module which is configured to process collected dynamic interaction data into target interaction data when an operator wears a data glove to grab an object; the physical scene construction module is configured to construct an interaction scene of the hand model and the object model by using the target interaction data based on the simulation engine; the simulation replay module is configured to control the hand model and the object model to perform simulation replay on the target interaction data to obtain physical verification information; and the quality verification module is configured to verify the physical verification information based on multiple verification rules and determine abnormal interaction data. According to the embodiment of the invention, the interaction process is reproduced in the simulation environment, so that the physical anomaly which is difficult to perceive by naked eyes or cannot be judged by a traditional algorithm can be detected, the physical rationality of interaction data is ensured, and the reliability of related data research and application results is improved.
Owner:PAXINI TECHNOLOGY (SHENZHEN) CO LTD

Management machine-based industrial network security active detection system and method, and medium

The invention belongs to the technical field of network monitoring, and discloses an industrial network security active detection system and method based on a management machine and a medium, the system comprises an upper computer, a DCS control unit, the management machine and a plurality of physical devices, the plurality of physical devices are in communication connection with the DCS control unit through the management machine, and the upper computer is in communication connection with the DCS control unit; the verification calculation unit comprises a protocol analysis module which is used for analyzing the structure of the communication protocol and carrying out semantic anomaly detection to obtain a detection result; the behavior modeling module is used for performing behavior analysis based on a behavior model of the physical equipment to obtain an analysis result; and the physical verification module is used for simulating a control instruction of the physical equipment based on the digital twin model to obtain an execution simulation result, and performing consistency comparison on an actual execution result based on the execution simulation result to obtain a comparison result. According to the invention, the real-time requirement of industrial control can be ensured.
Owner:北京网藤科技有限公司

A space flexible capture system ground physical verification device and method

The application discloses a ground physical verification device and method of a space flexible capturing system, relates to the field of ground test verification of space robots, and comprises an outer frame, a target driving mechanism, a flexible capturing system, a soft arm driving mechanism, a mounting plate and a soft arm. The target driving mechanism comprises a rotating driving device for driving the target to rotate in a direction perpendicular to the ground, a vertical driving device for driving the target and the rotating driving device to move along a direction perpendicular to the ground, and a first pull wire for connecting the target to the rotating driving device. The flexible capturing system comprises the soft arm, the mounting plate, the soft arm driving mechanism, the mounting plate connected to the outer frame, one end of the soft arm fixedly connected to the mounting plate, the other end of the soft arm connected to the soft arm driving system through a second pull wire, and the soft arm driving mechanism for controlling the position and the angle of the second pull wire to pull the soft arm so that the soft arm captures the target. The ground physical verification device and method of the space flexible capturing system can realize test verification in a simulated space microgravity environment on the ground.
Owner:BEIJING RES INST OF PRECISE MECHATRONICS CONTROLS

Method and equipment for automatically generating operation and maintenance logs of auditing system

The invention relates to the technical field of log analysis, in particular to a method and equipment for automatically generating an operation and maintenance log of an auditing system. The method comprises the following steps: analyzing a log stream to distinguish business log entries from unassociated abnormal entries, constructing a thread execution sequence, and calculating idle time slices between adjacent business log entries in the thread execution sequence; loading a resource constraint mapping table defining a hardware resource type and a minimum duration; obtaining candidate service entries which are not associated with the abnormal entries, executing physical verification of mutual exclusiveness and capacity by utilizing the resource constraint mapping table, and screening out effective candidate service entries; and according to the time difference between the unassociated abnormal entries and the effective candidate service entries thereof, screening the best matched service entry, then backtracking the service context, injecting the abnormal stack and correcting the state, and generating a structured audit record. According to the method, non-intrusive and high-precision anomaly attribution is realized on the basis of a resource constraint rule during operation, and the integrity and accuracy of audit data are improved.
Owner:HANGZHOU FEIZHIYUN INFORMATION TECH CO LTD

Automatic generation system for disassembly and compensation protocol

The invention discloses an automatic demolition and compensation protocol generation system, which comprises a demolition and compensation protocol generation system, and is characterized in that the demolition and compensation protocol generation system comprises a user terminal system, a data management system, a demolition and compensation calculation system and a contract generation system; the data management system comprises a data input module, a data verification module, a data import module, a data statistics module, a data backup module and a map display module. The data verification module comprises a population verification module, a land verification module, a house verification module, a legality verification module and a real object verification module. According to the invention, the setting mode of the demolition and complementation protocol generation system is utilized, and the demolition and complementation protocol generation system comprises the user terminal system, the data management system, the demolition and complementation calculation system and the contract generation system, so that under the action of data management, the accuracy and rationality of demolition data can be improved; and then the demolition supplementary money is accurately and reasonably calculated through the demolition supplementary calculation system, so that the demolition efficiency is improved.
Owner:GUANGZHOU ZHIYUAN DIGITAL TECHNOLOGY CO LTD

Design Methods of Digital Integrated Circuits

Disclosed is a digital integrated circuit design method that extracts the timing characteristics of the rising and falling edges of a double-edge dynamic trigger, obtains a first library with relatively large timing characteristic parameters, unifies the first library into a rising-edge trigger type, and obtains a first process library file. The method then executes the design input, logic synthesis, formal verification, layout and routing, timing checking, and physical verification of a traditional design process, as well as the corresponding simulation process, based on the double-edge dynamic trigger functional model and the first process library file. The digital integrated circuit design method of the present invention creates a first process library file based on the relatively large timing characteristic parameters in the timing characteristics of the rising and falling edges, executes the traditional design process based on the first process library file, and simplifies the integration of double-edge dynamic triggers in digital integrated circuit design while ensuring the reliability of the designed circuit, thereby facilitating the application of double-edge dynamic triggers in digital integrated circuits.
Owner:SUZHOU NOVOSENSE MICROELECTRONICS CO LTD