An Address Generator for Heterogeneous Multi-core Processor

A multi-core processor and address generator technology, applied in the field of multi-core processors, can solve the problems of inflexible address generation, inability to meet complex algorithm processing requirements, and single address calculation method, so as to improve automatic processing capabilities. , Improve the efficiency of address generation and the effect of expanding the scope of applications

Active Publication Date: 2016-02-10
BEIJING MXTRONICS CORP +1
View PDF4 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0009] The traditional address generator can only complete the simple addition and subtraction of addresses, and its calculation method is single. Some address generators with DSP processors have the functions of bit flip addressing and circular addressing, but they cannot satisfy complex Algorithm processing requirements, in addition, there is also a lack of flexibility in the address generation method

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • An Address Generator for Heterogeneous Multi-core Processor
  • An Address Generator for Heterogeneous Multi-core Processor
  • An Address Generator for Heterogeneous Multi-core Processor

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0056] Below in conjunction with accompanying drawing and specific embodiment the present invention is described in further detail:

[0057] When heterogeneous multi-core is used for real-time digital signal processing, different algorithms in digital signal processing require different read and write address rules, so the address generator is required to support some complex address generation methods, such as fft operations. The present invention designs a three-layer cyclic address generation method, which can satisfy the addressing of conventional fft operation data and twiddle factors, and can also realize incremental sequential addressing and limited number of cyclic addressing. The address addressing of the three-level loop mode means that the first level of loop is based on the base address and increases according to the configured fixed step size 1 to generate a configured number of addresses; the second level of loop controls the number of cycles of the first level of...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

PUM

No PUM Login to view more

Abstract

The invention relates to an address generator of a heterogeneous multi-core processor, which comprises a bit turnover addressing module, a cyclic addressing module, a sequential addressing module, a three-layer cyclic addressing module, a configurable register set, a control logic module and a data selector. Addressing can be performed according to bit turnover addressing, cyclic addressing, sequential addressing and three-layer cyclic address generation modes; addresses can be generated according to a configured clock interval period; addressing of data of the conventional fft (Fast Fourier Transform) algorithm and a twiddle factor can be met; incremental sequential addressing and cyclic addressing of finite length can also be achieved; an application scope of the address generator is expanded; the capacity of complex algorithm processing is improved effectively; and the performance of a multi-core system chip is improved greatly.

Description

technical field [0001] The invention relates to an address generator of a heterogeneous multi-core processor, belonging to the technical field of multi-core processors. Background technique [0002] With the development of microelectronics technology, multi-core processors have become the mainstream development direction. Multi-core processors, also known as single-chip multi-processors, improve the performance of processors by integrating multiple micro-cores within a single chip. [0003] There are many architectures for multi-core processors, among which single-bus architecture and grid architecture are the main ones. With multi-core bus structure, when the number of cores increases to a certain number, the performance often cannot be increased accordingly, which hinders the growth of the number of cores in the chip. The multi-core feature of the grid architecture is that the cores are connected through programmable switches, which is scalable, greatly improves the inte...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

Application Information

Patent Timeline
no application Login to view more
Patent Type & Authority Patents(China)
IPC IPC(8): G06F15/167G06F12/02
Inventor 亓洪亮宋立国盖辰宁于立新
Owner BEIJING MXTRONICS CORP
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Try Eureka
PatSnap group products

Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic.

© 2024 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap