Patents
Literature
Hiro is an intelligent assistant for R&D personnel, combined with Patent DNA, to facilitate innovative research.
Hiro

240 results about "Twiddle factor" patented technology

A twiddle factor, in fast Fourier transform (FFT) algorithms, is any of the trigonometric constant coefficients that are multiplied by the data in the course of the algorithm. This term was apparently coined by Gentleman & Sande in 1966, and has since become widespread in thousands of papers of the FFT literature.

Virtual array DOA estimation method based on L type array

The invention discloses a virtual array DOA estimation method based on an L type array. The method comprises the steps that 1, based on the shift invariant property, a subarray Zx and a subarray Zy of the L type array horizontally shift to obtain a virtual array Zx' and a virtual array Zy', rotation invariance of two sub signals is formed due to the shift invariant property of the subarrays, and the virtual subarray signals are equal to the L type subarray Zx and L type subarray Zy input signals multiplied by a twiddle factor respectively; 2, the output of the four subarrays are combined to form a virtual array output signal Z (t); 3, the signal subspace and the noise subspace can be described by decomposing the features of covariance matrixes output by the array, mutual correlation processing is carried out on the array output signal Z(t) to obtain Rzz, and eigenvalue decomposition is carried out to obtain signal subspaces; 4, the twiddle factor is solved through linear operation, and the signal wave arrival direction can be obtained through the diagonal element of the twiddle factor. According to the virtual array DOA estimation method, no spectral function needs to be calculated, the phenomenon that the wave arrival direction is indirectly calculated without searching for the peak value is avoided, the complexity is lowered, the equipment complexity and cost are reduced, and the positioning precision is high.
Owner:CHINA JILIANG UNIV

Quick Fourier transformation implementation device and method

The invention relates to a quick Fourier transformation implementation device and method. The method comprises the steps that input data are stored to two data storage units divided into high addresses and low addresses, two complex numbers are read out from a read address generator, low address data are input into a register by delaying one period; according to a controller signal, the low address data and high address data are input into two input branches of a butterfly computation engine through a selector; at the same time, a twiddle factor is read out from a twiddle factor storage unit according to the address given by a twiddle factor address generator and input to the butterfly computation engine; in the output process, it is guaranteed that the address is written back to the data storage unit according to the delay address of a displacement register and the selector. In the address generator, a simple base value and a deviation value are used for obtaining a read address, and meanwhile the data of the two storage units are read for operation in turn. Compared with the prior art, the operation cycle is shortened, the highest operation frequency is increased, meanwhile, the twiddle factor storage unit is only 1/4 space of the needed twiddle factor, and thus design resources are saved.
Owner:COMMUNICATION UNIVERSITY OF CHINA

Data transmission method, receiving signal detection method and device, and data transmission sending device

The embodiment of the invention relates to the technical field of wireless communication, and especially relates to a data transmission method, a receiving signal detection method and device, and a data transmission sending device. The methods and the devices are used for solving the problem that in the prior art, under a scene that each column of a coding matrix of PDMA (Pattern Division Multiple Access) corresponds to a layer of data streams, overlap occurs in multiple layers of data modulation symbols when detection is carried out at a receiving end, so that signal detection is influenced is solved. According to the embodiment of the method and the device, each layer of data modulation symbols obtained by modulating original modulation constellation graphs are adjusted according to modulation constellation twiddle factors corresponding to each layer of data modulation symbols, so that the modulation constellation graphs corresponding to each layer of data modulation symbols are not overlapped; the problem that under the scene that each column of the coding matrix of PDMA (Pattern Division Multiple Access) corresponds to one layer of data streams, overlap occurs in multiple layers of data modulation symbols, so that signal detection is influenced is avoided; and the system performance is further improved.
Owner:DATANG MOBILE COMM EQUIP CO LTD

FFT (fast Fourier transform) reinforcing design method with single event upset-resistant capability

The invention relates to an FFT (fast Fourier transform) reinforcing design method with single event upset-resistant capability. The method comprises the following steps of analyzing an FFT algorithm and a circuit structure, adopting an RAM (random access memory) structure for the required ROM (read only memory) which is used for storing twiddle factors in a circuit, and carrying out feedback type triple modular redundancy reinforcing on the data and addresses of the RAM; reinforcing the RAM which is used for storing the final results and has bit-reversed order in the circuit, respectively reinforcing the data and addresses of RAM, and respectively carrying out feedback type triple modular redundancy and triple modular redundancy on an address register and data; carrying out the feedback type triple modular redundancy on a key register which is used for finding the twiddle factors in the ROM. The method has the advantages that the reliability of the FFT circuit in the space environment is improved, the single event upset-resistant capability of the FFT circuit is improved, the certain flexibility in the reinforcing design is realized, the design of FFT circuit with higher single event upset-resistant capability is provided for equipment, and the method can be quickly applied to the research and development of satellite processing equipment.
Owner:XIAN INSTITUE OF SPACE RADIO TECH
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Try Eureka
PatSnap group products