Patents
Literature
Patsnap Eureka AI that helps you search prior art, draft patents, and assess FTO risks, powered by patent and scientific literature data.

3 results about "CORDIC" patented technology

CORDIC (for COordinate Rotation DIgital Computer), also known as Volder's algorithm, is a simple and efficient algorithm to calculate hyperbolic and trigonometric functions, typically converging with one digit (or bit) per iteration. CORDIC is therefore also an example of digit-by-digit algorithms. CORDIC and closely related methods known as pseudo-multiplication and pseudo-division or factor combining are commonly used when no hardware multiplier is available (e.g. in simple microcontrollers and FPGAs), as the only operations it requires are addition, subtraction, bitshift and table lookup. As such, they belong to the class of shift-and-add algorithms.

High-precision fixed-point complex modulus circuit and method

The application relates to the technical field of digital signal processing and integrated circuit, and provides a pipeline high-precision fixed-point complex modulus circuit and method, wherein after in-depth analysis, reasoning and verification according to the principle of CORDIC algorithm, a new fixed-point complex modulus circuit logic is improved and designed, so that the complex Euclidean norm operation can be replaced by simple addition and subtraction and shift operation, the circuit logic structure is greatly simplified, the hardware resource consumption of the modulus operation is greatly reduced, finally, a high-efficiency low-resource-consumption fixed-point modulus operation is formed, and the circuit supports pipeline operation, so that the calculation speed is ensured.
Owner:NAT UNIV OF DEFENSE TECH

Pipelined cordic circuit based on step-by-step width increment and implementation method

The application relates to a pipeline CORDIC circuit based on step-by-step bit width increment and an implementation method, wherein an external multiplication compensation strategy is adopted, and when the initial effective bit width of input data is smaller than the maximum bit width preset by a system, the initial iteration is no longer limited by full word length constraint. In addition, a bit width increment model is established, the data effective bit width of each iteration is accurately analyzed, it is proved that under the initial input, the data effective bit width of the initial iteration is quadratic with the iteration number, accordingly, the traditional unified maximum bit width pipeline is reconstructed into a step-by-step bit width increment architecture, and only the logical resources covering the current effective information are instantiated, so that unnecessary area overhead in the initial stage is removed at the physical level.
Owner:NAT UNIV OF DEFENSE TECH

Reconfigurable cordinate rotation digital computer (cordic) computation method without scaling based on lookup table and micro-rotation angle set

The application relates to the technical field of digital signal processing, in particular to a non-scaling reconfigurable CORDIC calculation method based on a lookup table and a micro-rotation angle set, which comprises the following steps: input angle and a mode selection signal are acquired; based on the mode selection signal, a first-stage rotation operation is performed on the input angle through the lookup table, the input angle is mapped to a small-angle region, and a first-rotation-vector value and a first residual angle after the first-stage rotation operation are output; a multi-stage iterative micro-rotation operation is performed on the first residual angle by using the micro-rotation angle set, and a final-rotation-vector value is output; wherein the circular rotation and the hyperbolic rotation share the address of the lookup table, the micro-rotation angle set and the rotation operation hardware resources, and the mode switching is performed through the mode selection signal, so that the high reconfigurability of the hardware resources is realized. The method can solve the technical problem that the existing CORDIC architecture is difficult to balance among the convergence range, the hardware resources, the calculation accuracy and the reconfigurability.
Owner:XIDIAN UNIV +1