Patents
Literature
52 results about "Digital computation" patented technology
Efficacy Topic
Property
Owner
Technical Advancement
Application Domain
Technology Topic
Technology Field Word
Patent Country/Region
Patent Type
Patent Status
Application Year
Inventor
Digital computation is computation using digital representations; analog computation is computation using analog representations. While this distinction is largely understood in practice, a precise account of the difference has been of some philosophical interest.
All-digital memory operation CMOS circuit based on ferroelectric transistor
PendingCN120913613ALogic circuits characterised by logic functionDigital storageHemt circuitsTerm memory
The invention designs and provides a plurality of all-digital in-memory computing circuits based on ferroelectric transistors, and belongs to the field of integrated circuits. According to the invention, a plurality of all-digital in-memory computing circuits based on ferroelectric transistors are designed, weight data can be stored in the computing circuits to carry out all Boolean logic operations based on FEFET logic gate structures, and the all-digital in-memory computing circuit has important significance for breaking through a memory wall and a power consumption wall of a Von. Noiemann architecture. According to the FEFET in-memory calculation unit provided by the invention, relatively fixed weight data can be stored in a calculation circuit, so that the repeated transmission of the weight data is reduced, and the power consumption can be greatly reduced; meanwhile, due to full-digital calculation, multi-bit calculation precision cannot be sacrificed, the accuracy can be effectively improved, and the method is a potential technology applied to an artificial intelligence chip and an AI neural network.
Owner:UNIV OF ELECTRONICS SCI & TECH OF CHINA
Bearing fault diagnosis method and system based on simulated physical neural network
ActiveCN121977844AWith online gradient descent trainingHave lifelong learning abilityMachine part testingPhysical realisationAlgorithmNeural network nn
The invention discloses a bearing fault diagnosis method and system based on a simulated physical neural network. The method comprises the following steps: S1, preprocessing a collected vibration signal to obtain a to-be-diagnosed signal; s2, executing a hybrid optimization algorithm to obtain an optimal transmission band parameter and an optimal weight parameter; s3, configuring a feature extraction module according to the optimal transmission band parameter, and writing the optimal weight parameter into a classification module; s4, inputting the to-be-diagnosed signal into a feature extraction module to obtain a simulation feature vector; s5, inputting the simulation feature vector into a classification module, and outputting a classification voltage signal; and S6, determining a fault type, and outputting a result. According to the method, a hybrid optimization algorithm is adopted, the ratio of the inter-class dispersion degree to the intra-class polymerization degree of the feature vectors is calculated, optimal adaptation of feature extraction and classification tasks is achieved, and the diagnosis precision and generalization ability are improved; by constructing a full analog domain signal processing architecture, analog-to-digital conversion and digital calculation are not needed, and microwatt-level power consumption and microsecond-level real-time response are realized.
Owner:ANHUI UNIV
Computing system with graphics processing unit (GPU) overlay with quantum processing unit (QPU)
The present patent document provides a design of an efficient hybrid quantum classical computing system capable of information processing based on both quantum computing using different quantum states of qubits and classical digital computing using a digital processor including one or more graphics processing unit (GPU) processors.
Owner:SEEQC INC
Digital compute hardware for efficient element-wise and cross-vector maximum operations
A system for efficient element-wise and cross-vector maximum operations. One example system includes an input bus, an output bus, and a memory configured to store N / K elements of an N-element vector in a corresponding row of the memory. A K-wide FMAX( ) comparator has a first set of K-wide inputs of the K-wide FMAX( ) comparator coupled to a read port of the memory and a second set of K-wide inputs of the K-wide FMAX( ) comparator coupled to the input bus, and a set of K-wide outputs of the K-wide FMAX( ) comparator coupled to a write port of the memory. A tree of FMAX( ) comparators comprises an input and an output, the input of the tree coupled to the set of K-wide outputs of the K-wide FMAX( ) comparator and the output of the tree coupled to the output bus.
Owner:INTERNATIONAL BUSINESS MACHINE CORPORATION
Pad-less Full-Custom Compute Die Relying Solely on Hybrid-Bonded Inter-Die Connections
A semiconductor die includes manually designed full-custom logic circuits implemented at transistor level and performing digital computation without use of standard-cell libraries or automated synthesis. The die lacks bond pads, wire-bond terminals, or through-silicon vias and operates only when bonded to another die or carrier through dense hybrid-bonded or microbump conductive interconnects. In related embodiments, a system includes such a compute die and a peripheral die providing power, clock, and communication functions. The architecture enables pad-less full-custom compute dies operating solely through inter-die bonding for all external connectivity.
Owner:SILVEBROOK KIA
Analog-digital hybrid deep neural network computing device and computing method
PendingUS20250348725A1Biological modelsComputing operations for multiplication/divisionComputer hardwareAnalogue computation
An analog-digital hybrid deep neural network computing device according to one embodiment includes a control unit, an analog processing unit, a digital processing unit, and a multi-channel bus, and in which the algorithm includes a plurality of layers for computation, and an analog MAC computation in an analog computing manner is performed for a first group of layers including one or more layers among the plurality of layers in the analog processing unit and a digital MAC computation in a digital computing manner is performed for a second group of layers, which is the remaining layers except for the first group of layers, in the digital processing unit.
Owner:IHW INC
Method for determining matrix formula by utilizing regression model based on formation drilling demand
PendingCN121191660AComputational materials scienceChemical machine learningThermodynamicsMechanical engineering
The invention provides a method for determining a matrix formula by using a regression model based on formation drilling requirements, and relates to the technical field of digital calculation methods specially suitable for specific functions. According to the method, the matrix design accuracy and efficiency are improved and the experiment cost is greatly reduced through the function relation between the mass fractions of the four basic components and the bending strength and the formula of reversely solving the basic components on the basis of the formation drilling requirement; the matrix hardness and strength can be dynamically matched according to the formation characteristics, the problem that an existing matrix formula design is difficult to adapt to the formation drilling requirement is solved, and the method is suitable for designing the matrix formula based on the formation drilling requirement.
Owner:CHINA HYDROELECTRIC ENGINEERING CONSULTING GROUP CHENGDU RESEARCH HYDROELECTRIC INVESTIGATION DESIGN AND INSTITUTE
Method for analyzing a jet of a fire gun
ActiveCN119026505BSustainable transportationDesign optimisation/simulationJet flowMathematical model
The present application belongs to the technical field of digital computing or data processing equipment or method specially applied to specific application, discloses a method for analyzing the jet flow of a flame gun, establishes a mathematical model and a discrete method for the jet flow of the flame gun, and performs jet flow analysis based on the model; the calculation domain of the jet flow of the flame gun comprises a nozzle part and a jet flow part, the width of the calculation domain below the nozzle of the flame gun is set to 1.5 m, and the width above the nozzle is set to 0.5 m; in the boundary conditions of the calculation domain, the nozzle inlet is set as a velocity inlet, the nozzle pipe boundary is set as a wall surface, the ground is also set as a wall surface, and other boundaries are set as pressure outlets; the Reynolds average method is adopted to model the turbulent flow; the k-ε model is adopted to construct a turbulent flow model, and a two-layer wall surface model is introduced; the VOF model is adopted as a multiphase flow model; and the finite volume method is adopted to disperse the control equations. The present application solves the problem that the jet flow of the flame gun can be conveniently analyzed by constructing a jet flow model of the flame gun.
Owner:BEIJING INST OF TECH +1
Calculator (DS-2815C)
1. Name of the designed product: calculator (DS-2815C). 2. Use of the designed product: for digital calculation. 3. Design points of the designed product: in shape. 4. Picture or photo best indicating the design points: perspective view.
Owner:PUTIAN CHAOWEI ELECTRONICS TECH
High-speed matrix computation circuit
A high-speed matrix computation circuit, relating to electronic technology. The present invention comprises M+N-1 addition modules and a predetermined number of macro computation modules. Each macro computation module comprises M row lines and N column lines which are equivalently and orthogonally arranged. Multipliers are arranged at intersections of the row lines and the column lines to form a multiplier array composed of M x N multipliers. A first input terminal of each multiplier is connected to the row line in which the multiplier is located, and a second input terminal thereof is connected to the column line in which the multiplier is located. M and N are predetermined natural numbers. U[M-x][N-y] is used to represent a multiplier at each position, and x and y are both integers and satisfy the following conditions: 0≤x≤M-1, and 0≤y≤N-1. Among the macro computation modules, an output terminal of a multiplier satisfying x+y=S is connected to an input terminal of an addition module having a serial number S. On the basis of serial numbers, output terminals of the addition modules are connected to different bit weight input terminals of a bit weight addition circuit in a one-to-one correspondence. The present invention greatly reduces the amount of digital computation.
Owner:UNIV OF ELECTRONICS SCI & TECH OF CHINA
Intelligent agent performance evaluation method based on heterogeneous multi-dimensional index system fusion
The invention discloses an agent performance evaluation method based on heterogeneous multi-dimensional index system fusion, which comprises the following steps of: firstly, constructing a heterogeneous multi-dimensional evaluation index system according to an evaluation target, designing a test scheme according to the heterogeneous multi-dimensional evaluation index system, collecting test data, performing index measurement and score assignment based on the test data, and performing evaluation on the evaluation target; and finally, calculating an efficiency evaluation result based on an improved analytic hierarchy process. According to the scheme, the accuracy and comparability of an evaluation result can be improved through quantitative processing and standardized mapping of test conditions in combination with evaluation target association degree and coverage of multi-dimensional feature factors influencing index performance, dependence on historical training data is not needed, and system deployment cost and early-stage investment are effectively reduced; according to the scheme, an interpretable digital calculation process is adopted in the whole process, transparency and traceability of an evaluation result are ensured, the high-credibility verification requirement is met, comprehensive analysis of the efficiency of the intelligent agent is achieved through a multi-dimensional index weight distribution mechanism, and the method is particularly suitable for a multi-target comprehensive evaluation scene of a complex system.
Owner:杭州智元研究院有限公司
Django-based manufacturing pfema management system
The application is suitable for the field of digital calculation management technology improvement, and provides a manufacturing PFMEA management system based on Django, which comprises an engine module and a whole vehicle module.The engine module is used for recording data information of each component of the engine and storing the data information in data, and generating a data index to form a one-to-one mapping relationship with the number of each engine.The whole vehicle module is used for recording feature data information of related components of the whole vehicle and generating index information to be stored in a database, and forming a one-to-one mapping relationship between the indexed whole vehicle data information and the frame number.The old table data can be quickly and batch imported, and manual input time and effort are avoided.
Owner:SAIC GM WULING AUTOMOBILE CO LTD
Vibration real-time compensation device and method for cold atom gravimeter
ActiveCN121995511AReal-time feedforward compensationhigh bandwidthGravitational wave measurementLow noiseConverters
The invention relates to a real-time vibration compensation device and method for a cold atom gravimeter. The device comprises a Raman laser, a rubidium atomic group, a reflector, an accelerometer, an optical phase-locked loop module, an analog-to-digital converter, a reference clock source, a heteronuclear FPGA, a direct frequency generation module and an upper computer. Two pairs of Raman lasers oppositely act on a rubidium atomic group in the vertical direction, the accelerometer and the reflector are in rigid connection, analog differential signals of the accelerometer enter the analog-digital converter, converted digital signals enter the heteronuclear FPGA for digital calculation, and the reference clock source serves as clock signals of the digital circuit. A signal calculated by the heteronuclear FPGA enters the direct frequency generation module and is output to the optical phase-locked loop to control the phase of the Raman laser, and the heteronuclear FPGA communicates with the upper computer through TCP connection. The vibration real-time compensation device for the cold atom gravimeter is fully digital, and has the advantages of large dynamic range, low noise and high-precision phase synchronization compensation capability.
Owner:杭州微伽量子科技有限公司
Intelligent provisioning of quantum programs to quantum hardware
Arrangements for intelligent provisioning of quantum programs to quantum hardware are provided. In some aspects, a quantum program of a plurality of quantum programs to be executed on target quantum hardware may be received from a digital computing device. The quantum program may be scanned and optimized for minimum quantum bit (qubit) consumption using one or more machine learning models. Based on an accuracy requirement of a quantum program output, a criticality level of the quantum program may be identified. In addition, a qubit count associated with the quantum program, indicating a number of qubits used to perform quantum processing of the quantum program, may be identified. Based on the identified criticality level and qubit count, an allocation of qubits together with target quantum hardware may be assigned for deploying the quantum program. The target quantum hardware may ingest the quantum program and perform quantum processing of the quantum program.
Owner:BANK OF AMERICA CORP
Neuron metal oxide semiconductor devices and circuits fabricated with CMOS logic process technology
The neuron Logic Gate Metal-Oxide-Semiconductor (νLGMOS) circuits to mimic neurons' “integrate-and-fire” behaviors in biological neural network system can be fabricated with industry Complementary Metal-Oxide Semiconductor (CMOS) logic process technology, with which digital computational circuits are fabricated. A processing system having analog νLGMOS circuits, conversion circuitry and digital circuits optimized for power and cost for varieties of applications can be then fabricated with the same CMOS logic process technology for IC chips. Meanwhile analog νLGMOS circuits inspired from biological neural network systems can be simulated, designed, and fabricated for IC chips for the applications of biomedical fields.
Owner:FLASHSILICON INC
Approximation based digital computing-in-memory design system using artificial neural network and operation method thereof
PendingUS20260044748A1Neural learning methodsGenetic algorithmsAlgorithmTheoretical computer science
Disclosed is a method of operating a computing system. The method performed in the computing system having one or more processors and a memory storing one or more programs executed by the one or more processors, includes receiving one of a plurality of artificial neural network architectures as a backbone architecture, determining a structure of a DCIM (Digital Computing-in-Memory) macro based on the backbone architecture, generating an approximate addition candidate group of the DCIM macro based on a first algorithm, generating a heterogeneous approximate DCIM based on the structure of the DCIM macro and the approximate addition candidate group, and mapping channel-specific weights with respect to the heterogeneous approximate DCIM based on a second algorithm.
Owner:KOREA UNIV RES & BUSINESS FOUND
Electromagnetic transient dynamic process simulation system under power grid fault based on new energy grid connection
PendingCN121525315AData processing applicationsDesign optimisation/simulationMathematical modelNew energy
An electromagnetic transient dynamic process simulation system under a power grid fault based on new energy grid connection belongs to the technical field of new energy power generation, and is characterized in that mathematical models of power system elements are built on a digital calculation tool platform such as a computer, and then a network formed by the mathematical models is solved through various numerical algorithms. The digital simulation has the main advantages of being not limited by the simulation scale, short in modeling and debugging time, safe and reliable in test environment, low in test cost and the like. With continuous development of digital technologies such as computers, the digital simulation technology has become a simulation means mainly used in scientific research and test work of an electric power system. The simulation system adopts an implicit trapezoidal integral method and a transient equivalent circuit to solve a network, supports interaction among a new energy side control system, a power grid relay protection device and a power grid model, and realizes comprehensive simulation of the network, a motor and a secondary control system.
Owner:TRAINING CENT OF ANHUI ELECTRIC POWER +1
Analog-digital hybrid computing method and neuromorphic system using the same
The present disclosure provides an analog-digital hybrid computing method and a neuromorphic system using the same. The neuromorphic system includes: an input signal section that generates an input signal; a synapse section that includes synapse units that receive the input signal and flow a current according to a set weight, each synapse unit including a storage unit that is provided in a memory array including an input electrode line and an output electrode line and generates an output signal; a digital computing section that digitizes and sums the output signals; and a control section that specifies a digitization bit number for each output electrode line and stores a logic state in the storage unit; causes the input signal to be applied to each storage unit of each synapse unit through each input electrode line; generates, for each output electrode line, a sum of the currents flowing from the storage units of each synapse unit by the input signal as an output signal; and causes the digital computing section to digitize the output signals according to the bit number and calculate a sum of the digitized output signals.
Owner:IHW INC
Randomization sequence for row and / or column addressing
PendingCN121438900AMemory architecture accessing/allocationDigital data processing detailsMemory cellParallel computing
The disclosure relates to randomized sequences for row and / or column addressing. Computation weight data for in-memory computation operations is stored in memory cells of a memory array. During performing an in-memory compute operation, compute weight data is read from a memory array using a randomly selected row and / or column access order. The digital computation processing circuit receives the feature data for the computation operation in the memory and performs the computation operation according to the feature data and the read computation weight data. A mapping signal generated in response to a memory access provides information specifying an access order of random scrambling. When a computing operation for a computing operation in the memory is performed, the digital computing processing circuitry maps the retrieved computing weight data to the feature data using the information.
Owner:STMICROELECTRONICS INT NV
Cultural relic database sharing platform
The invention relates to the technical field of cultural relic archive data digital processing, and discloses a cultural relic database sharing platform, which is used for vast cultural relics, facilitates popularization of cultural relic image file information, and is an important project for improving the cultural level and soft strength. At present, the industries related to cultural relics are divided into two parts, such as collection and storage, transaction, buying and selling and the like. The units and the companies have different operation directions and business key points, support a half of the sky for cultural relics, but mostly provide cultural relic image files for various boundaries to use, but the cultural relic image files cannot be perfected due to the limitation of money and manpower, and barriers are caused by the design viewpoint of a network search engine, the characteristics of cultural relics and the habit barrier of users. The invention provides a professional management platform, integrates historical relic image files and information of multiple parties, classifies historical relics layer by layer according to basic features such as types, years, dynasties, types, shapes, ornaments and processes of the historical relics in a digital calculation logic processing mode, and facilitates reading, learning, searching and research of users.
Owner:游俊仁
Optical Ising computing device
This invention provides a large-scale, high-precision optical Ising computer that can significantly increase the number of spins, achieve optimal binary bifurcation for the problem to be solved using an arbitrary nonlinear function, and converge stably and quickly. [Solution] The system includes a pulse light source 1, an optical fiber loop 3 into which optical pulses from the pulse light source 1 are introduced, an erbium-doped optical fiber amplifier 4 provided within the optical fiber loop 3, a homodyne detection circuit 5 for detecting optical pulses from the optical fiber loop 3, a matrix-nonlinear calculation circuit 6 for digitally calculating an interaction function and a nonlinear function for binary branching for the optical pulses detected by the homodyne detection circuit 5, and an AM optical modulator 2 which receives the optical pulses from the pulse light source 1 and the information obtained from the digital calculations of the matrix-nonlinear calculation circuit 6, modulates the input optical pulses, and then injects them into the optical fiber loop 3.
Owner:TOHOKU UNIV
Reconfigurable mixed domain compute anneal chip and use thereof
PendingCN121562643AQuantum computersArchitecture with single central processing unitComputer architectureStatic random-access memory
The invention provides a reconfigurable mixed domain calculation annealing chip and application thereof, which comprises a processor core, an SRAM (Static Random Access Memory) peripheral read-write driving circuit and a spin state read-out circuit, wherein the SRAM peripheral read-write driving circuit is respectively connected with the processor core and is used for reading and writing data, and the spin state read-out circuit is used for reading spin state bit information. The processor core comprises three top layer modules, namely an analog domain calculation module, a digital domain calculation module and a master control circuit, and comprises a sign bit calculation unit circuit for analog calculation, a multiply-accumulate and calculation unit circuit, a current steering array circuit for realizing a random function, an adder tree circuit for digital calculation and a nonlinear probability approximation circuit; the coefficient storage array circuit is used for coupling coefficient storage, the spin storage circuit is used for spin state storage, and the interface and instruction peripheral control circuit is used for spin state connection. The energy efficiency is improved by using a digital-analog hybrid calculation mode, and the area efficiency is improved by using a storage and calculation integrated strategy.
Owner:HUNAN UNIV
Randomized sequence for row and / or column addressing in a digital in-memory computation processing system
PendingUS20260031140A1Memory architecture accessing/allocationDigital data processing detailsMemory cellParallel computing
Computational weight data for an in-memory computation operation is stored in memory cells of a memory array. During execution of the in-memory computation operation, the computational weight data is read from the memory array using a randomly selected order of row and / or column access. A digital computation processing circuit receives feature data for the in-memory computation operation and performs a computational operation as a function of the feature data and the read computational weight data. A map signal generated in response to the memory access provides information specifying the randomly scrambled order of access. the digital computation processing circuit uses that information to map the retrieved computational weight data to the feature data when performing the computational operation for the in-memory computation operation.
Owner:STMICROELECTRONICS INT NV
Calculator (DS-2812C)
1. Name of the designed product: calculator (DS-2812C). 2. Use of the designed product: for digital calculation. 3. Design points of the designed product: in shape. 4. Picture or photo that best shows the design points: design 1 perspective view. 5. Design 1 is designated as the basic design.
Owner:PUTIAN CHAOWEI ELECTRONICS TECH
Neural network device performing floating point operation and operating method thereof
ActiveCN113807493BDigital data processing detailsAnalogue-digital convertersComputer hardwareMultiply–accumulate operation
A neural network device performing floating point operations and an operating method thereof are provided. The neural network device performs a multiply-accumulate (MAC) operation for a product of a fraction of a weight and an input activation in a block floating point format by using an analog crossbar array, performs an addition operation for a shared exponent of the weight and the input activation in the block floating point format by using a digital computing circuit, and outputs a partial sum of a floating point output activation by combining a result of the MAC operation with a result of the addition operation.
Owner:SAMSUNG ELECTRONICS CO LTD
system
We provide the system. [Solution] A means for analyzing natural language instructions received from a user and generating a script for the corresponding task, A means for executing the generated script on digital computing software, A means of converting user instructions into text using speech recognition technology based on environmental information, and automatically generating and reflecting information based on those instructions, A means for presenting the execution result of the script to the user, A system that includes this.
Owner:SOFTBANK GROUP CORP
Scattering medium target classification method and system based on wavelength division multiplexing
PendingCN121350699APhase-affecting property measurementsBiological neural network modelsOptical processingEngineering
The invention discloses a scattering medium target classification method and system based on wavelength division multiplexing, and is applied to the technical field of optical processing, and the system comprises a light source module which is used for providing a broadband optical signal, and decomposing the optical signal into multi-wavelength and multi-mode optical input through wavelength division multiplexing and space division multiplexing; a scattering neural network module which is composed of a plurality of diffraction layers and is used for carrying out modulation and diffraction propagation on the light input; the detection and feedback module is used for measuring data of each optical signal channel and constructing a rear-end electric network based on the obtained measurement data and a clustering algorithm; the output module is used for carrying out loop remapping on the output wavefront of the rear-end electric network and outputting a final classification result; according to the method, the scattering neural network with high generalization ability is constructed in a mode of combining multi-division multiplexing and space division multiplexing, the problem that a traditional deep learning network needs a large amount of digital computation is avoided, and the processing efficiency and the energy efficiency are improved.
Owner:CHANGCHUN INST OF OPTICS FINE MECHANICS & PHYSICS CHINESE ACAD OF SCI
A transistor device
ActiveCN111713019BAssociation with control/drive circuitsAc-dc conversionAnalogue computationHemt circuits
A transistor device includes a transistor and a programmable controller. The controller has an output that controls the operation of the transistor. The controller includes analog computation circuitry and optionally digital computation circuitry that can be used to set the analog computation circuitry. In addition to two connectors for connecting the transistor into an external circuit, the device includes a further connector that provides an input to the controller, and through which the control can be programmed after manufacture. The transistor device can be a discrete component in which the transistor and control circuitry are held in a package, with the three connectors exposed through the package to connect the device to an external circuit.
Owner:KNOW MOORE LTD
Matrix multiplication method
PCT designated stageWO2026059473A1Complex mathematical operationsTheoretical computer scienceLookup table
The present invention relates to the field of solving mathematical problems using computing devices, and more particularly to methods for implementing digital hardware units for matrix multiplication, and is directed toward reducing computational costs. The technical result of the invention is that of reducing the number of intermediate sums and shifts performed in the hardware of digital computing devices during matrix multiplication. This technical result is achieved in that the claimed matrix multiplication method envisages using a lookup table in the form of a set of all the possible sums of the elements of the current row-vector of the first of the multiplied matrices, in which each element is present not more than once, and using bit slices of the current column-vector of the second of the multiplied matrices to request values from the lookup table, which can be efficiently obtained using a special type of memory referred to as a bit-based associative memory. The bit slices make it possible to select from the lookup table specific values which, having been shifted left by a number of steps equal to the number of the bit, sum to the desired value for an element of the resultant matrix corresponding to the indexes of the current vectors being processed.
Owner:KONONOVA MARINA ALEKSEEVNA