Anti-single event transient pulse cmos circuit
A transient pulse and anti-single event technology, which is applied in the direction of pulse technology, logic circuits, electrical components, etc., can solve the problem of large hardware consumption, and achieve the effect of small quantity, low power consumption and small area
- Summary
- Abstract
- Description
- Claims
- Application Information
AI Technical Summary
Problems solved by technology
Method used
Image
Examples
Embodiment Construction
[0030] In order to make the object, technical solution and advantages of the present invention clearer, the present invention will be described in further detail below in conjunction with specific embodiments and with reference to the accompanying drawings.
[0031] figure 1 A schematic structural diagram of a CMOS circuit for anti-single event transient pulse provided by an embodiment of the present invention is shown. This single-event transient-immune CMOS circuit consists of:
[0032] The first buffer 101, its input terminal receives the input signal in, and its output terminal outputs the first buffer signal out1, which is used to eliminate the "low high low" type pulse;
[0033] The second buffer 102, its input terminal receives the input signal in, and its output terminal outputs the second buffer signal out2, which is used to eliminate the "high low high" type pulse;
[0034] The first PMOS transistor 103, the third PMOS transistor 105, the first NMOS transistor 107 ...
PUM
Login to View More Abstract
Description
Claims
Application Information
Login to View More 