A Method for Reducing Power Consumption of Main Memory in Full Load Operation
A memory and full-load technology, applied in the direction of instruments, electrical digital data processing, digital data processing components, etc., can solve problems such as system performance degradation
- Summary
- Abstract
- Description
- Claims
- Application Information
AI Technical Summary
Problems solved by technology
Method used
Image
Examples
Embodiment Construction
[0044] The present invention will be further described below in conjunction with the accompanying drawings and specific embodiments, but not as a limitation of the present invention.
[0045]Generally speaking, a memory module (DIMM, dual in-line main memory module) contains multiple ranks. For ranks, we all know that the bit width of the data transmission interface between the memory and the processor is 64-bit (ECC In order to maintain cooperative work, this must be guaranteed for each transmission, but the bit width of a single memory chip cannot reach 64-bit, generally 4-bit, 8-bit, 16-bit bit and the like, so multiple memory chips must be formed into a small group to jointly achieve a total bit width of 64-bit. This handful of memory chips is a physical bank (P-Bank), also known as rank. A rank is composed of many DRAM chips, and the smallest data access unit in the rank is generally a page. Then migrate the page data with high main memory access frequency (called main ...
PUM
Login to View More Abstract
Description
Claims
Application Information
Login to View More 


