Method for planning interlocking micro-bump matrix of overlapped type three-dimensional integrated chips

An integrated chip and three-dimensional integration technology, which is applied in special data processing applications, instruments, electrical digital data processing, etc., can solve the problems that are difficult to meet Moore's Law, and achieve the effects of strong intuition, short running time, and high accuracy

Inactive Publication Date: 2015-07-29
TSINGHUA UNIV
View PDF7 Cites 6 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

With the improvement of component integration scale, in the current VLSI circuit, the problem of signal propagation del

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Method for planning interlocking micro-bump matrix of overlapped type three-dimensional integrated chips
  • Method for planning interlocking micro-bump matrix of overlapped type three-dimensional integrated chips
  • Method for planning interlocking micro-bump matrix of overlapped type three-dimensional integrated chips

Examples

Experimental program
Comparison scheme
Effect test

Example Embodiment

[0042] In three-dimensional design, micro bump technology plays an auxiliary role in the connection of the upper and lower pins. The present invention can connect the micro bumps and pins in the middle layer according to different initial chip states. The connection between the micro bumps and the pins must be in the horizontal or vertical direction, and make the connection the shortest and not Cross each other.

[0043] In order to make the problem concise, we transformed the three-dimensional problem into a two-dimensional problem for solution.

[0044] The method for planning the interconnected micro-bump matrix between stacked three-dimensional integrated chips is characterized in that it is implemented in a computer according to the following steps in sequence:

[0045] Step (1), initialization, given a n, n represents the number of pin pairs, the total number of pins is 2n. Use random number simulation to generate the coordinates of these 2n points. Each coordinate is an int...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

PUM

No PUM Login to view more

Abstract

The invention relates to a method for planning an interlocking micro-bump matrix of overlapped type three-dimensional integrated chips, and belongs to the technical field of computer aided design of optimum design of three-dimensional wiring of integrated circuit chips. The method mainly comprises the following steps of when the corresponding positions and numbers of fins and micro-bumps of an upper layer and a lower layer are given, establishing an enclosing frame for each group of fins; establishing a matrix A and a matrix B for representing the position relationship of the micro-bumps and the enclosing frame, wherein elements in the matrix A are used for representing whether the micro-bumps exist in the enclosing frame or not, and elements in the matrix B are used for representing the sum of Manhattan distances between the micro-bumps and the enclosing frame; utilizing a Hungary algorithm to realize unique corresponding between the micro-bumps and the surrounding frame and enable the sum of the Manhattan distances to be minimum; according to the results of the Hungary algorithm, pre-connecting the micro-bumps and the fins; comprehensively utilizing an interchange and winding method, and eliminating the crossing of the distributed micro-bumps. The method has the advantages that the running time is short, the accuracy is high, and the intuition is strong.

Description

technical field [0001] The planning method of interconnected micro-bump matrix between stacked three-dimensional integrated chips belongs to the field of computer-aided design of integrated circuits, especially relates to the field of three-dimensional wiring. Background technique [0002] With the development of VLSI design technology and technology, the size and scale of devices in integrated circuits are getting smaller and smaller, and the scale and integration of chips are getting bigger and bigger. With the improvement of component integration scale, in the current VLSI circuit, the delay of signal propagation and power consumption are becoming more and more serious, and it is difficult to meet the requirements of Moore's Law. In order to solve these problems, three-dimensional chip technology came into being. [0003] Three-dimensional chip technology is a new technology. This technology integrates multiple chips vertically in three-dimensional space, which can impro...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

Application Information

Patent Timeline
no application Login to view more
IPC IPC(8): G06F17/50
Inventor 陈超张晓健李士翔汪隽
Owner TSINGHUA UNIV
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Try Eureka
PatSnap group products