Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

A Voltage Stabilizer Circuit Based on Slew Rate Enhancement

A voltage-stabilizing circuit and slew rate-enhancing technology, applied in the direction of regulating electrical variables, control/regulating systems, instruments, etc., can solve the problems of unsuitable linear voltage regulators with high power supply voltage and cannot respond immediately, and achieve optimal output transient Features, simplified circuit, area saving effect

Active Publication Date: 2017-05-17
TECHTOTOP MICROELECTRONICS
View PDF6 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

Among them, the slew rate enhancement circuit with the comparator as the core and the slew rate enhancement circuit with the differentiator as the core have different degrees of response delay, and cannot respond immediately after the LDO load jumps.
The existing zero-delay slew rate enhancement circuit can achieve zero-delay characteristics, but there are some defects and use limitations, such as: not suitable for high power supply voltage LDO circuits, additional linear regulators and additional feedback resistor networks are required.

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • A Voltage Stabilizer Circuit Based on Slew Rate Enhancement
  • A Voltage Stabilizer Circuit Based on Slew Rate Enhancement
  • A Voltage Stabilizer Circuit Based on Slew Rate Enhancement

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0016] The solution of the present invention will be described in detail below in combination with the preferred embodiments thereof. The invention directly connects the output voltage VOUT to the grid stage of the M4 tube by using the capacitor device, so as to realize the zero-delay loop response. At the same time, M3, R1, and IB are used to provide static voltage bias for the gate of M4, and Native NMOS transistors M2 and C2 are used to provide static voltage bias for the source of M4 to ensure that the circuit achieves zero-delay loop response and has high performance. Power supply voltage rejection ratio, suitable for low input voltage application environment and other advantages. The output stage uses Native NMOS as the output power MOS tube, which has the advantage of obtaining a higher power supply voltage rejection ratio than the PMOS tube commonly used in existing solutions.

[0017] figure 2 A structural schematic diagram of a voltage regulator based on a slew ra...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention discloses a voltage stabilizing circuit based on slew rate increasing. A capacitor device is utilized for directly connecting output voltage VOUT to an M4 transistor grid electrode, and zero-delay loop response is achieved. Quiescent voltage bias is provided for the M4 transistor grid electrode by means of M3, R1 and IB, quiescent voltage bias is provided with for an M4 transistor source electrode by means of a Native NMOS transistor, M2 and C2, it is ensured that the circuit achieves zero-delay loop response, and meanwhile the voltage stabilizing circuit has the advantages of being high in supply voltage rejection ratio, applicable to lower input voltage application environment and the like.

Description

technical field [0001] The invention relates to the field of hardware design, in particular to a voltage stabilizing circuit based on slew rate enhancement. Background technique [0002] In a low-power capless low dropout regulator (Capless Low Dropout Regulator, Capless LDO) system, there is generally a slew rate enhancement circuit (Slew Rate Enhancement Circuits, SRE), which is used to enhance the power of the LDO when necessary. The charge and discharge current of the tube gate level, thereby improving the transient response characteristics of the LDO output voltage. [0003] figure 1 A general schema of the circuit block diagram of a Capless LDO is given. The main components of the circuit block diagram are: power MOS tube MPOW, feedback resistor network composed of RFB1 and RFB2, error amplifier, load impedance RL and CL, and slew rate enhancement circuit SRE. When the load current of the LDO changes suddenly or the output current of the power tube changes suddenly,...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Patents(China)
IPC IPC(8): G05F1/565
Inventor 朱吉涵
Owner TECHTOTOP MICROELECTRONICS
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products

Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic, Popular Technical Reports.

© 2024 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap|About US| Contact US: help@patsnap.com