Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Time sequence budgeting method capable of considering distance and clock

A timing and clock technology, applied in the field of hierarchical physical design, can solve problems such as affecting the design cycle and hindering the progress of the physical design of sub-modules

Active Publication Date: 2015-11-25
NAT UNIV OF DEFENSE TECH
View PDF2 Cites 10 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

A reasonable timing budget is conducive to the convergence of the design, on the contrary, an unreasonable timing budget will hinder the progress of the physical design of the sub-module, thereby affecting the entire design cycle

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Time sequence budgeting method capable of considering distance and clock
  • Time sequence budgeting method capable of considering distance and clock
  • Time sequence budgeting method capable of considering distance and clock

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0097] Hereinafter, the present invention will be further described in detail with reference to specific embodiments and the drawings of the specification.

[0098] Reference Figure 7 , Is a flowchart of the timing budget method considering distance and clock of the present invention. The present invention includes the following steps:

[0099] The first step is to determine the process node and the metal layer used. For a given process and metal layer, using a repeater insertion method can make the interconnection delay linearly related to the length of the interconnection line. The interconnection delay per unit length α can be obtained by the following calculation method.

[0100] 1.1 Obtain the process node and the total number of metal layers M max .

[0101] 1.2 Select section And The layer metal serves as the horizontal and vertical wiring metal layer. among them For right Rounding, For right The rounding.

[0102] 1.3 Get the first And The parasitic resistance r pe...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention provides a time sequence budgeting method capable of considering a distance and a clock by aiming at the roughness and the boundness of the time sequence budgeting method with a shortest boundary in a hierarchical physical design and the time sequence budgeting method based on logical depth. The method fully considers influence caused on the time sequence of a cross-module path by the physical distance and a clock deviation between two modules and obtains a more accurate and reasonable time sequence budgeting numerical value of each module port through the following steps of carefully analyzing the physical positions of the module port and a relevant boundary register and the logic depth of the cross-module path and carrying out the time delay calculation of an interconnection line, the ratio calculation of logic depth and clock deviation estimation, so that the iterations of the time sequence optimization of the cross-module path are reduced, and time sequence convergence in a chip design is quickened.

Description

Technical field [0001] The invention relates to a timing budget method in the back-end physical design of an integrated circuit, in particular to a hierarchical physical design. Background technique [0002] Timing closure is the key to today's chip design, and it is also the biggest challenge. In the hierarchical design, because the physical design of the top level and each sub-module is carried out in parallel, a key issue is to ensure the consistency of the timing closure of the sub-modules and the timing closure of the top level. A better timing budget is hierarchical An important prerequisite for rapid convergence and consistency of physical design timing. A reasonable timing budget is conducive to the closure of the design. On the contrary, an unreasonable timing budget will hinder the progress of the physical design of the sub-modules, thereby affecting the entire design cycle. How to give a reasonable timing budget according to the actual situation has become the key to...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
IPC IPC(8): G06F17/50
Inventor 刘祥远郭阳刘必慰李振涛陈书明詹武胡春媚梁斌池雅庆陈建军
Owner NAT UNIV OF DEFENSE TECH
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products