Unlock instant, AI-driven research and patent intelligence for your innovation.

Anti-probe-attack chip signal processing method and system

A signal processing and chip technology, applied in the field of communication chips, can solve problems such as being attacked, and achieve the effect of ensuring security

Active Publication Date: 2015-11-25
NATIONZ TECH INC
View PDF6 Cites 1 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0004] The purpose of the embodiments of the present invention is to provide a chip signal processing method and processing system for preventing probe attacks, so as to solve the problem that the chip will still be attacked after the chip is opened and processed in the prior art

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Anti-probe-attack chip signal processing method and system
  • Anti-probe-attack chip signal processing method and system

Examples

Experimental program
Comparison scheme
Effect test

Embodiment 1

[0025] Such as figure 1 Shown is a flowchart of a chip signal processing method for preventing probe attacks provided by an embodiment of the present invention, and the method includes:

[0026] In step S101, a preset number of random numbers are generated by a random number generator.

[0027] In the embodiment of the present invention, a preset number of random numbers is first generated by a random number generator, wherein the length of the random number is set according to the needs of use, and the length of the random number includes but is not limited to: a random number of 32bit length, Random numbers of 64bit length, etc.

[0028] In step S102, the number of transmission lines for transmitting signals of the chip is set to a preset number, and one of the transmission lines is arranged on the bottom layer of the chip.

[0029] In the embodiment of the present invention, the number of transmission lines for transmitting chip signals is set to be the same as the preset...

Embodiment 2

[0051] Such as figure 2 Shown is a structural diagram of a chip signal processing system that provides anti-probe attack in an embodiment of the present invention. For ease of description, only the parts related to the embodiment of the present invention are shown, including:

[0052]The random number generating unit 201 is configured to generate a preset number of random numbers through a random number generator.

[0053] In the embodiment of the present invention, the random number generation unit 201 generates a preset number of random numbers through a random number generator, wherein the length of the random number is set according to the needs of use, and the length of the random number includes but is not limited to: 32bit length The random number, the random number of 64bit length, etc.

[0054] The transmission line setting unit 202 is configured to set the number of transmission lines for transmitting chip signals to a preset number after the random number generati...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention is suitable for the field of chips and provides an anti-probe-attack chip signal processing method and system. The method comprises the following steps of generating a preset number of random numbers through a random number generator; arranging the number of transmission lines for transmitting a chip signal to the preset number, and arranging one transmission line at the bottom layer of the chip; carrying out XOR computation on the chip signal and the random numbers; transmitting the chip signal subjected to the XOR computation through the transmission line; and carrying out reduction processing on the chip signal subjected to the XOR computation at a receiving signal to obtain the chip signal. According to the embodiments of the invention, XOR computation is carried out on the generated random numbers and the chip signal, and the chip signal subjected to the XOR computation is transmitted through a plurality of transmission lines, wherein at least one transmission line is arranged at the bottom layer of the chip; the transmission line arranged at the bottom layer is difficult to be attacked, so that the security of the chip signal in a transmission process is guaranteed.

Description

technical field [0001] The invention belongs to the field of communication chips, and in particular relates to a chip signal processing method and a processing system for preventing probe attacks. Background technique [0002] Probe attacks have entered the field of chip attacks. Chips have been analyzed and attacked. Probe detection mainly uses tools such as probe stations, laser cutters, and focused ion beams to detect or stimulate the internal circuits of chips to obtain Chip sensitive information or the purpose of interfering with the normal operation of the chip. Probe attacks mainly include passive probe attacks and active probe attacks. Probe attacks usually require microprobes or electron beams to make physical contact with the internal circuits of the chip. Use a laser cutter to remove the passivation layer on the upper layer of the target circuit, or use a focused ion beam to lead the bottom target circuit to the top layer, and form a test bond by metal deposition...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Applications(China)
IPC IPC(8): G06F21/76
Inventor 谭锐能樊俊锋陈诗平王宇建李景涛
Owner NATIONZ TECH INC