Chip anti-power consumption attack circuit and method for preventing power consumption attack

A power consumption attack, chip technology, applied in the direction of internal/peripheral computer component protection, etc., can solve the problems of increasing clock disturbance, reducing the signal-to-noise ratio of useful information, increasing the redundancy of power consumption information, etc., to improve security and prevent Being attacked and improving the effect of attack defense ability

Active Publication Date: 2019-02-01
HANGZHOU NATCHIP SCI & TECH
View PDF9 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0005] The existing protection measures include adding disturbance to the clock, adding redundant modules to the chip, and increasing the complexity of the algorithm
However, these technologies only increase the redundancy in power consumption information, reduce the signal-to-noise ratio of useful information, increase the difficulty of power consumption attacks, and do not fundamentally solve the problem of power consumption attacks

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Chip anti-power consumption attack circuit and method for preventing power consumption attack

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0022] Such as figure 1 As shown, a chip anti-power attack circuit includes an NMOS switch K, a charging capacitor C1, a filter resistor R, four voltage divider resistors, a filter capacitor C2, a charging voltage comparator CMP1, a switch voltage comparator Device CMP2, a two-input AND gate AND.

[0023] The source end of the NMOS switch K, the power end of the charging voltage comparator CMP1, the power end of the switching voltage comparator CMP2 are connected to the external power supply of the chip, the gate end of the NMOS switch K, the output end of the charging voltage comparator CMP1 and the filter resistor R One end is connected, the drain end of the NMOS switch K, the positive pole of the charging capacitor C1 and the comparison input terminal of the charging voltage comparator CMP1 are connected to the internal power supply of the chip, and the negative pole of the charging capacitor C1 is grounded; one end of the first voltage dividing resistor R1 and the second d...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

PUM

No PUM Login to view more

Abstract

The invention relates to a circuit and method for preventing power consumption attack against a chip. The problem of power consumption attack is not solved fundamentally according to an existing method. The circuit comprises an NMOS switch, a charging capacitor, a filter resistor, a filter capacitor, a charging voltage comparator, a switching voltage comparator, a two-input AND gate and four divider resistors. When the chip is electrified, the switch is switched off, and an external power supply charges the capacitors. When the chip starts encryption and decryption operation, the switch is switched on, the inside of the chip is disconnected with the external power supply, and the circuit in the chip relies on the charging capacitor to be powered. After the electric quantity of the capacitor is reduced to a threshold, the chip stops operating temporarily, the switch is switched off, and the external power supply charges the capacitors. When the capacitors are fully charged, the switch is switched on, the inside of the chip is disconnected with the external power supply, and the circuit in the chip relies on the charging capacitor to go on working. According to the circuit and method for preventing power consumption attack against the chip, useful information contained in power consumption information is damaged, the chip protection capability is improved, and the circuit has a self active protection capability.

Description

[0001] Field [0002] The invention belongs to the technical field of integrated circuits, and relates to a protection circuit of a chip, in particular to a safety protection circuit capable of preventing power consumption attacks, and a method for preventing power consumption attacks of chips. Background technique [0003] Electronic products contain a large amount of security-related information, such as account numbers, passwords, and confidential information. This information needs to be protected by chips. The chip uses complex authentication algorithms and keys to protect the information that needs to be protected from unauthorized use. For example, use encryption and decryption algorithms such as AES to protect data. However, with the upgrade of attack technology, a class of power consumption attack methods can be easily broken through simple algorithm protection. Using appropriate instruments to measure the energy information leaked by the encryption and decryption ...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

Application Information

Patent Timeline
no application Login to view more
Patent Type & Authority Patents(China)
IPC IPC(8): G06F21/72
CPCG06F21/72
Inventor 梁骏黄凤娇王洪海王波赵灵芝
Owner HANGZHOU NATCHIP SCI & TECH
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Try Eureka
PatSnap group products