Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

FPGA (Field Programmable Gate Array) heterogeneous accelerated computing device and system

A computing device and heterogeneous technology, applied in the field of big data computing, can solve problems such as computing performance cannot meet data processing requirements

Active Publication Date: 2017-03-22
ZHENGZHOU YUNHAI INFORMATION TECH CO LTD
View PDF3 Cites 7 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0005] The purpose of the present invention is to provide a device and system for FPGA heterogeneous accelerated computing to solve the problem that its computing performance cannot meet the increasing data processing requirements when implementing the SVD algorithm based on Spark in the prior art

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • FPGA (Field Programmable Gate Array) heterogeneous accelerated computing device and system

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0019] The following will clearly and completely describe the technical solutions in the embodiments of the present invention with reference to the accompanying drawings in the embodiments of the present invention. Obviously, the described embodiments are only some, not all, embodiments of the present invention. Based on the embodiments of the present invention, all other embodiments obtained by persons of ordinary skill in the art without making creative efforts belong to the protection scope of the present invention.

[0020] see figure 1 , which shows a schematic structural diagram of an FPGA heterogeneous accelerated computing device provided by an embodiment of the present invention, which may include an FPGA chip 12 and a communication interface 11, and the FPGA chip 12 includes an SVD computing circuit for implementing an SVD algorithm; wherein:

[0021] The communication interface 11 is used to connect with the host computer and perform data communication with the host...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention discloses an FPGA (Field Programmable Gate Array) heterogeneous accelerated computing device and system. The device comprises an FPGA chip and a communication interface, wherein the FPGA chip comprises an SVD (Singular Value Decomposition) computing circuit for realizing an SVD algorithm; the communication interface is used for being connected with a host and performing data communication with the host; the FPGA chip is used for acquiring data to be computed sent by the host via the communication interface, computing the data to be computed by using the SVD computing circuit to obtain a corresponding computing result, and then returning the computing result to the host via the communication interface. SVD computation corresponding to the SVD algorithm is realized based on the FPGA chip, that is, SVD computation is realized based on an FPGA heterogeneous computing platform, and the FPGA heterogeneous computing platform has the characteristic of high-speed computation, so the realizing SVD computation based on the platform can greatly improve the speed of SVD computation and then improve the computing performance of the SVD computation to meet increasing data processing demands.

Description

technical field [0001] The present invention relates to the technical field of big data computing, and more specifically, relates to an FPGA heterogeneous accelerated computing device and system. Background technique [0002] Spark is a Hadoop MapReduce-like general-purpose parallel framework open sourced by UC Berkeley AMP lab. It is better suited for data mining and machine learning that require iterative MapReduce algorithms, and can be used to build large-scale, low-latency data analysis applications. [0003] Among them, MLlib is the machine learning library of Spark, and the singular value decomposition (Singular ValueDecomposition, SVD) algorithm is an important matrix decomposition algorithm in the machine learning library in big data processing, but the inventors have found that the calculation speed is relatively low when implementing the SVD algorithm based on Spark at present. Slow, its computing performance cannot meet the growing demand for data processing. ...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Applications(China)
IPC IPC(8): G06F15/76
CPCG06F15/76
Inventor 王洪伟
Owner ZHENGZHOU YUNHAI INFORMATION TECH CO LTD
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products