fpga transistor size adjustment method

Abstract

The invention relates to an FPGA architecture exploration method. The method aims at combining a precise model with a GA algorithm, and achieves trade-off optimization between delay and area by adjusting size of the transistor. To achieve the goal, the FPGA architecture exploration method comprises the following steps of (1) determining key parameters that affects the delay of the FPGA; (2) establishing corresponding ELmore delay model for each circuit; (3) combining the Elmore delay model of the FPGA with a nerve net, establishing a KBNN delay model, conducting training to the KBNN delay model, determining a weight omega and phi that minimize a training error Et and a verification error Ev, and the number of hidden neurons m; (4) establishing an improved minimum width transistor area model, and estimating the area of the FPGA island; (5) combining the delay model, the area model and the GA algorithm, achieving fast adjustment of the size of the transistor. The method is mainly applied to an FPGA design occasion.

Description

technical field [0001] The invention relates to a method for exploring an FPGA architecture, in particular to a method for adjusting the size of an FPGA transistor. Background technique [0002] In the field-programmable gate array FPGA (Field-Programmable Gate Array) architecture exploration process, transistor-level design tools are essential, because it can provide accurate delay and area estimates for different architectures, so as to realize the evaluation of the architecture . Transistor-level design involves choosing circuit topologies for different subcircuits to enable architectural choices. Transistor sizing can also improve FPGA area, latency, and power consumption. FPGA design is a complex iterative process of transistor-level design for different architectures. To obtain correct transistor sizing results, accurate delay and area models are essential. [0003] Currently, there are three methods that can be used to estimate the delay of FPGA. In the first met...

AI Technical Summary

Problems solved by technology

However, the use of circuit simulators still reduces the efficiency of architecture exploration

Images