Method for extracting thermal resistance of SOI MOS device

A technology of MOS devices and thermal resistance, which is applied in the field of semiconductors, can solve the problems of expensive equipment and achieve the effect of simple cost and simple measurement method

Active Publication Date: 2017-06-06
锐立平芯微电子(广州)有限责任公司
View PDF4 Cites 2 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0006] The present invention solves the technical problem of expensive equipment in the PIV method for measurin

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Method for extracting thermal resistance of SOI MOS device
  • Method for extracting thermal resistance of SOI MOS device

Examples

Experimental program
Comparison scheme
Effect test

Example Embodiment

[0025] The embodiment of the present application solves the technical problem of expensive equipment in the prior art that the PIV method measures the thermal resistance by providing a method for extracting the thermal resistance of the SOI MOS device. A simple and low-cost thermal resistance measurement method is realized.

[0026] In order to solve the above technical problems, the general idea of ​​the technical solution provided by the embodiments of the present application is as follows:

[0027] This application provides a method for extracting thermal resistance of an SOI MOS device, including:

[0028] When the first MOS device is in a non-operating state, test the sub-threshold slope of the second MOS device at different temperatures to obtain sub-threshold slope standard data; wherein, the difference between the first MOS device and the second MOS device The distance is less than or equal to the preset distance;

[0029] Under the first ambient temperature, testing the curr...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

PUM

No PUM Login to view more

Abstract

The invention discloses a method for extracting thermal resistance of an SOI MOS device. The method includes the following steps: when a first MOS device is in a non-working state, testing subthreshold slopes of a second MOS device at different temperatures, thereby obtaining subthreshold slope standard data; at a first environment temperature, testing the current subthreshold slope of the second MOS device when the first MOS device is in a working state; determining the current working temperature of the first MOS device according to the current subthreshold slope and the subthreshold slope standard data; and determining the thermal resistance of the first MOS device according to a difference value of the current working temperature and the first environment temperature. The method provided by the invention solves the technical problem in the prior art that equipment is expensive when a PIV method is utilized to measure thermal resistance. A simple and low cost thermal resistance measuring method is realized.

Description

technical field [0001] The invention belongs to the technical field of semiconductors, and in particular relates to a thermal resistance extraction method of an SOI MOS device. Background technique [0002] Silicon-On-Insulator (SOI) technology introduces a layer of Buried Oxide (BOX) between the top layer of silicon and the back substrate. By forming a semiconductor thin film on an insulator, the SOI material has the incomparable advantages of bulk silicon: it can realize the dielectric isolation of components in integrated circuits, and completely eliminate the parasitic latch effect in bulk silicon CMOS circuits; The integrated circuit also has the advantages of small parasitic capacitance, high integration density, fast speed, simple process, small short channel effect, and is especially suitable for low-voltage and low-power circuits. Therefore, it can be said that SOI will likely become a deep submicron low-voltage , The mainstream technology of low-power integrated c...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

Application Information

Patent Timeline
no application Login to view more
IPC IPC(8): G01R31/26
CPCG01R31/2601
Inventor 卜建辉王成成卢剑罗家俊韩郑生
Owner 锐立平芯微电子(广州)有限责任公司
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Try Eureka
PatSnap group products

Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic.

© 2024 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap