Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Processor chip simulator and power failure test method

A processor and emulator technology, applied in electrical digital data processing, software testing/debugging, instruments, etc., can solve the problems of power-off of the simulated chip, inability to view and export the chip status, and destroy the chip status, so as to improve the development Efficiency, convenient development and debugging, and the effect of ensuring the authenticity of simulation

Pending Publication Date: 2018-10-16
SHANGHAI INFORMATION NETWORK
View PDF5 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

However, after the processor chip on the emulator is powered off, it is necessary for the emulation chip to continue to execute the monitoring program and export various states, memory, register data, etc. of the processor chip. Generate a global reset of the processor chip to replace the power-off equivalently, but due to the occurrence of the global reset, the chip state when the power-off occurs is destroyed, and the user cannot view and export the chip state when the power-off occurs during debugging.

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Processor chip simulator and power failure test method

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0014] Such as figure 1 As shown, the processor chip emulator 1 includes, in the following embodiments: a power supply detection module 3 and an emulation chip 2 . There is a nonvolatile memory controller 4 and a nonvolatile memory memory 5 in the emulation chip 2, and the nonvolatile memory controller 4 and the nonvolatile memory 5 are jointly equivalent to realize the nonvolatile memory function and performance. The power supply detection module 3 receives and detects external power supply to the processor chip through the power supply signal line 6 . The power supply detection module 3 is connected with the simulation chip 2 through the simulation chip reset signal line 7, and is connected with the non-volatile memory controller 4 in the simulation chip 2 through the non-volatile memory reset signal line 8 .

[0015] The power supply detection module 3 monitors the external excitation environment in real time through the power supply signal line 6, and judges the externa...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention discloses a processor chip simulator. A simulation chip is provided with a nonvolatile memory controller and a nonvolatile memory, a power supply detection module receives and detects the power supply signal of outside for the processor chip through a power supply signal line, the power supply detection module is connected with the simulation chip through a simulation chip reset signal line, and is connected with the nonvolatile memory controller through a nonvolatile memory reset signal line; if the processor chip stops supplying power, an effect reset signal is output to the nonvolatile memory controller by the power supply detection module; and if the power supply detection module detects that the processor chip supplies power again, the effective reset signal is output tothe simulation chip. The invention also discloses a power failure test method for the processor chip simulator. By use of the processor chip simulator and the power failure test method, the power failure characteristics of the nonvolatile memory can be simulated.

Description

technical field [0001] The invention relates to the field of processor chip debugging, in particular to a processor chip emulator supporting power-down testing. The invention also relates to a method for power-down testing of a processor chip emulator. Background technique [0002] There is a user program developed by the user in the processor chip. In the writing and debugging of the user program, the tool used is generally an emulator. The emulator uses an emulation chip containing various functions of the product processor chip to simulate the working behavior of the product processor chip, and the emulation chip and other parts of the emulator (program memory for storing user programs, data memory for storing data, and user The integrated development environment on the computer, etc.) cooperates to realize the simulation operation of the user program and various debugging functions. [0003] Many processor chips have non-volatile memory, such as Flash (flash memory), E...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Applications(China)
IPC IPC(8): G06F11/36
CPCG06F11/3644G06F11/3652
Inventor 许国泰陈兵周伟程德怿余景原张靖韬王子玮
Owner SHANGHAI INFORMATION NETWORK
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products