Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

A high-reliability SiC MOSFET device

A reliability and device technology, applied in semiconductor devices, electrical components, circuits, etc., can solve the problems of large leakage current in the blocking state, achieve good short-circuit capability, suppress excessive electric field, and avoid bipolar degradation problems

Inactive Publication Date: 2019-01-18
UNIV OF ELECTRONIC SCI & TECH OF CHINA
View PDF17 Cites 7 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0007] In order to optimize the performance of the third quadrant of SiC MOSFET devices and avoid bipolar degradation, and at the same time avoid the problem of excessive leakage current in the blocking state caused by the integration of the integrated Schottky interface electric field, the present invention proposes an integrated Schottky at the bottom of the groove. Diode-based SiC MOSFET devices

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • A high-reliability SiC MOSFET device
  • A high-reliability SiC MOSFET device
  • A high-reliability SiC MOSFET device

Examples

Experimental program
Comparison scheme
Effect test

Embodiment 1

[0030] Such as figure 2 As shown, the high-reliability SiC MOSFET device of this embodiment includes: an N-type substrate 12, an N-type epitaxial layer 10 located above the N-type substrate 12, and a P-body region 20 located on the left above the N-type epitaxial layer 10 , the P+ contact region 21 and the N+ contact region 11 located above the P-body region 20, the oxide layer 4 and the gate 3 located on the right side of the P-body region 20, the Schottky contact electrode 53 located below the gate 3, and the The deep P-well region 22 on the right side above the N-type epitaxial layer 10, wherein the deep P-well region 22 tightly wraps the right side of the oxide layer 4, the right side of the Schottky contact electrode 53 and part of the lower side; the P+ contact region 21 and the N+ Contact region 11 forms source 51 through ohmic contact, deep P-well region 22 forms source 51 through ohmic contact, N-type substrate 12 under the device forms drain 52 through ohmic contact...

Embodiment 2

[0037] Such as image 3 As shown, the difference between the device structure of this embodiment and Embodiment 1 is that the gate 3 is split into two side gates, and the middle of the side gates is filled with an oxide layer 4 .

Embodiment 3

[0039] Such as Figure 4 As shown, the main difference between this embodiment and Embodiment 1 is that the gate 3 is split into two side gates, and the middle of the side gates is filled with a metal electrode, and at the same time, the source electrode 51 and the Schottky contact electrode 53 are connected to form the same area. This area is the metal electrode 54 . An oxide layer 4 is filled between the metal electrode 54 and the gate 3 .

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention provides a high-reliability SiC MOSFET device, comprising an N-type substrate, an N-type epitaxial layer, a P-Body region, a P + contact region, an N + contact region, an oxide layer, agate electrode, a Schottky contact electrode, a deep P-Well, a deep P-well region ; The right side of the oxide layer, the right side of the Schottky contact electrode and part of the lower side of the Schottky contact electrode are tightly wrapped; The invention can improve the performance of the third quadrant of the SiC MOSFET, realizes low reverse turn-on voltage and conduction loss, avoids the problem of bipolar degradation, The P-well region can not only shield the electric field at the chamfer of the groove gate, but also protect the Schottky interface at the bottom of the groove, whichcan effectively restrain the phenomenon of excessive electric field at the two places, and improve the overall electrical characteristics and reliability of the device. JFET pinch-off is also formedbetween adjacent cell deep P-well regions , and Schottky contact electrodes can also provide auxiliary depletion, so the structure has better short-circuiting capability.

Description

technical field [0001] The invention belongs to the field of electronic science and technology, and mainly relates to power semiconductor device technology, in particular to a high-reliability SiC MOSFET device. Background technique [0002] The wide bandgap semiconductor material SiC is an ideal material for preparing high-voltage power electronic devices. Compared with Si materials, SiC materials have a high breakdown electric field strength (4×10 6 V / cm), high carrier saturation drift velocity (2×10 7 cm / s), high thermal conductivity (490W / Mk), good thermal stability, etc., so it is especially suitable for high-power, high-voltage, high-temperature and radiation-resistant electronic devices. [0003] MOSFET is the most widely used device structure in SiC power devices. Compared with bipolar devices, SiC MOSFET has lower switching loss and higher frequency characteristics because it has no charge storage effect. [0004] Due to the poor interface state of the current SiC...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
IPC IPC(8): H01L29/78H01L29/06H01L29/12
CPCH01L29/0611H01L29/0684H01L29/1608H01L29/78H01L29/7806H01L29/7813H01L29/407
Inventor 李轩肖家木邓小川张波
Owner UNIV OF ELECTRONIC SCI & TECH OF CHINA
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products