Patents
Literature
Patsnap Eureka AI that helps you search prior art, draft patents, and assess FTO risks, powered by patent and scientific literature data.

324 results about "Wide-bandgap semiconductor" patented technology

Wide-bandgap semiconductors (also known as WBG semiconductors or WBGSs) are semiconductor materials which have a relatively large band gap compared to conventional semiconductors. Conventional semiconductors like silicon have a bandgap in the range of 1 - 1.5 electronvolt (eV), whereas wide-bandgap materials have bandgaps in the range of 2 - 4 eV. Generally, wide-bandgap semiconductors have electronic properties which fall in between those of conventional semiconductors and insulators.

Smart power semiconductor switch device with self-diagnostic function and method thereof

Power switch device includes a wide-bandgap semiconductor switch, and a gate driver. The gate driver includes a driver circuit and a diagnostic circuit. The driver circuit is configured to provide a driver signal to control the wide-bandgap semiconductor switch. The diagnostic circuit is configured to sense an electrical characteristic of the wide-bandgap semiconductor switch, and perform a diagnostic test for the wide-bandgap semiconductor switch in response to the electrical characteristic of the wide-bandgap semiconductor switch.
Owner:MONOLITHIC POWER SYSTEMS INC

Method and system for adjusting growth process parameters of heteroepitaxial layer of wide bandgap semiconductor

The invention provides a wide bandgap semiconductor heteroepitaxial layer growth process parameter adjustment method and system, and relates to the technical field of semiconductors, and the method comprises the steps: obtaining substrate parameters, constructing a digital twin model, predicting an initial strain evolution trend, and determining an optimal initial process parameter; acquiring multi-source data through an in-situ ellipsometer, a reflective high-energy electron diffraction sensor and an acoustic emission sensor in the growth process, and calculating a strain tensor field and defect density distribution by adopting a deep neural network; layered progressive process parameter optimization is executed; and adjusting the growth process according to an optimization result. According to the method, accurate regulation and control of process parameters can be realized, the defect density is reduced, and the quality of the wide bandgap semiconductor heteroepitaxial layer is improved.
Owner:ZHONGKE (HEFEI) MICROELECTRONICS RESEARCH INSTITUTE CO LTD

Heterojunction composite material and preparation method and application thereof

The invention relates to a heterojunction composite material and a preparation method and application thereof, and belongs to the technical field of catalysts. The preparation method of the heterojunction composite material comprises the following steps: dispersing nano cadmium sulfide in water to obtain a nano cadmium sulfide dispersion liquid, then adding a triazinyl covalent organic framework, fully reacting at 75-85 DEG C, centrifuging, precipitating, washing and drying to obtain the heterojunction composite material. The narrow-band-gap semiconductor cadmium sulfide and the wide-band-gap semiconductor triazinyl covalent organic framework are compounded to form the heterojunction structure composite material photocatalyst, and the narrow-band-gap semiconductor cadmium sulfide and the wide-band-gap semiconductor triazinyl covalent organic framework interact with each other, so that the response range of sunlight is widened, separation and transfer of photo-induced electrons and holes are promoted, and the photoelectric conversion efficiency is improved. Therefore, the photocatalytic oxidation-reduction capacity of the catalyst is improved, and the photocatalytic performance of the catalyst is finally improved. The heterojunction composite material can be applied to the field of cleaning and environmental protection as a photocatalyst, and has excellent hydrogen production efficiency.
Owner:CATALYTIC TECHNOLOGY CO LTD

Current gate driver for wide bandgap semiconductor transistor

A gate driver has a turn-on circuit and a turn-off circuit. The turn-on circuit pulls up a gate terminal of a wide bandgap (WBG) semiconductor transistor and turns on the WBG semiconductor transistor in response to a first status of an on-off control signal. The turn-off circuit pulls down the gate terminal of the WBG semiconductor transistor and turns off the WBG semiconductor transistor in response to a second status of the on-off control signal. When the on-off control signal transits to the first status, the turn-on circuit drives the gate terminal of the WBG semiconductor transistor at a first constant driving current, and later switches to a second constant driving current. The second constant driving current is lower than the first constant driving current.
Owner:MONOLITHIC POWER SYSTEMS INC

Simulation analysis method for single-particle electric leakage of wide bandgap semiconductor device

The invention discloses a simulation analysis method for single-particle electric leakage of a wide bandgap semiconductor device, and the method comprises the steps: constructing a geometric model of a to-be-simulated power device, calculating the vacancy defect density of the power device, carrying out the two-dimensional modeling and grid division, building an electrical model of the power device, and fitting an electrical curve of the power device; then, a collision ionization model after high-energy particle incidence is introduced, mobility and electric leakage degradation parameters are optimized, and an electric leakage degradation model corresponding to the power device is established; and finally, carrying out damage mechanism analysis, extracting the change of microscopic physical parameters of the power device along with time by changing influence parameters in the radiation process, and carrying out reinforcement and optimization on the power device. According to the method, the physical processes of different particle radiation devices can be accurately simulated, different microscopic physical parameters in the electric leakage process of the wide bandgap semiconductor device are extracted, and a technical basis is provided for radiation effect mechanism analysis and reliability evaluation of the wide bandgap semiconductor device by establishing different electric leakage models.
Owner:YANGZHOU UNIV

Direct Bonded Semiconductor Die Package

Semiconductor device packages are provided. In one example, the semiconductor device package includes a semiconductor die. The semiconductor die includes a wide bandgap semiconductor material. The semiconductor die includes a metallization layer on a surface of the semiconductor die. The semiconductor device package includes a submount. The metallization of the semiconductor die is directly bonded to the submount.
Owner:WOLFSPEED INC

Engineered Interconnect Structures for Enhanced Bonding Strength

Interconnect structures for power semiconductor device packages are provided. In one example, a power semiconductor device package may include one or more semiconductor die, a submount, and at least one interconnect structure. The one or more wide bandgap semiconductor die may be on the submount. The at least one interconnect structure may include at least one texturized surface.
Owner:WOLFSPEED INC

Semiconductor device and method for manufacturing semiconductor device

To provide a semiconductor device capable of achieving reduction in recovery loss.SOLUTION: A vertical semiconductor device comprising a wide gap semiconductor includes an n-type first layer. The semiconductor device includes an n-type second layer that is in contact with an upper surface of the first layer, the second layer having an n-type impurity concentration lower than that of the first layer. The semiconductor device includes a p-type body layer in contact with an upper surface of the second layer. The semiconductor device includes an n-type source region disposed on an upper part of the body layer. The semiconductor device includes a gate electrode structure disposed in contact with the body layer. A p-type first specific region is disposed in the first layer. The first specific region is disposed in a part of the first layer as viewed in a direction vertical to the upper surface of the first layer.SELECTED DRAWING: Figure 1
Owner:KK TOYOTA CHUO KENKYUSHO +3

Power conversion system and operating method

A power conversion system is provided, which system includes a first power converter including power electronic switches of a first type that are switchable to provide electric power conversion; and a second power converter connected in parallel to the first power converter. The second power converter includes power electronic switches of a second type that are switchable to provide electric power conversion. The second type is different from the first type. The second type of power electronic switches includes wide bandgap semiconductor switches. The system further includes a controller configured to operate the power conversion system in a first operating mode in which the second power converter is operated at a first switching frequency, and in a second operating mode in which the second power converter is operated at a second switching frequency of the power electronic switches and the first power converter is operated to provide power conversion.
Owner:GAMESA INNOVATION & TECH SL

Field effect transistor and manufacturing method thereof

PendingCN120603293AMOSFETHeterojunction
According to the field effect transistor, a first JFET is formed in a first epitaxial layer, and a second MOSFET is formed in a second epitaxial layer. The forbidden band width of the material of the first epitaxial layer is greater than that of the material of the second epitaxial layer; the second epitaxial layer is formed on the top surface of the first epitaxial layer, and the contact surface of the first epitaxial layer and the second epitaxial layer is heterojunction; a first source region of the first JFET and a second drain region of the second MOSFET are connected through a first floating metal contact hole penetrating through the heterojunction. A first gate region of the first JFET is connected to a source consisting of a front metal layer through a deep contact hole penetrating through the heterojunction; the second source region is connected with the source electrode. The back face of the first drain region is connected to a drain electrode composed of a back face metal layer. The invention further discloses a manufacturing method of the field effect transistor. The invention has the advantages of a wide bandgap semiconductor material device, and can overcome the problems of high channel carrier mobility, high driving voltage and poor reliability of the gate dielectric layer of the wide bandgap semiconductor material device.
Owner:SHENZHEN SANRISE TECH CO LTD

Wide bandgap unipolar / bipolar transistor

A power semiconductor device includes a semiconductor layer structure comprising a drift region of a first conductivity type, and first and second contacts on the semiconductor layer structure. The drift region comprises a wide bandgap semiconductor material, and is configured to provide unipolar conduction between the first and second contacts below a current density threshold, and bipolar conduction between the first and second contacts above the current density threshold. Related devices and fabrication methods are also discussed.
Owner:WOLFSPEED INC

Fill-in planarization system and method

Systems and methods for laser-based surface processing operations on a wide bandgap semiconductor wafer, such as a silicon carbide semiconductor wafer, are provided. In one example, a method includes providing a semiconductor workpiece having a surface, the semiconductor workpiece including silicon carbide. The method includes providing a filler material on at least a portion of the surface. The method includes, subsequent to providing the filler material, performing a surface processing operation on the surface.
Owner:WOLFSPEED INC

Trench gate power mosfet and manufacturing method therefor

ActiveUS20250169129A1Power MOSFETTrench gate
A trench gate power MOSFET, including: a substrate provided with a hexagonal wide bandgap semiconductor of a first conductivity type; an epitaxial layer grown on the substrate and of the first conductivity type; a body region formed on the epitaxial layer and of a second conductivity type; a trench formed in the body region by etching, where a length direction of the trench is parallel to a projection, on the surface of a wafer, of the C axis; a second conductivity-type pillar formed by implanting first ions into a bottom region of the trench along the C axis of the hexagonal wide bandgap semiconductor material, where the bottom region of the trench is located below the trench, and is connected to the bottom of the trench, and the longitudinal depth of the second conductivity-type pillar is at least not less than 50% of the thickness of the epitaxial layer located in the bottom region of the trench; and a trench gate formed by filling the trench with a filler.
Owner:INVENTCHIP TECH CO LTD

Laser-based surface processing for semiconductor workpiece

Systems and methods for laser-based surface processing operations on a wide bandgap semiconductor wafer, such as a silicon carbide semiconductor wafer, are provided. In one example, a method includes removing a wide bandgap semiconductor wafer from a boule using a removal process. The method includes ablating, with one or more lasers, an exposed surface resulting from the removal process to remove material from the exposed surface, wherein ablating, with one or more lasers, the exposed surface reduces a thickness of semiconductor material (e.g., by about 25 microns or greater).
Owner:WOLFSPEED INC

Power tool and traveling device

A power tool includes a working component configured with the maximum output rotational speed; an electric motor configured with the maximum rotational speed; a transmission assembly configured with a transmission ratio; a driver circuit including one or more drive switches; and a controller for outputting a control signal to control the one or more drive switches of the driver circuit. At least one drive switch in the driver circuit includes a wide bandgap semiconductor switch, and the ratio of the required maximum rotational speed of the electric motor to the maximum rotational speed of the electric motor is less than or equal to 0.9. The electric motor system of the power tool has good electrical performance.
Owner:NANJING CHERVON IND

Wide bandgap semiconductor composite chip structure and preparation method thereof

The invention provides a wide bandgap semiconductor composite chip structure and a preparation method thereof, and belongs to the technical field of semiconductor devices. According to the composite chip structure, a wide bandgap semiconductor voltage withstanding unit with a wide bandgap semiconductor material as a main body and a switch control unit manufactured on a traditional semiconductor material are vertically integrated through a conductive plug, so that the composite chip structure has the voltage withstanding performance of the wide bandgap semiconductor material; and various problems during the manufacturing of the wide bandgap semiconductor material switch control device are avoided, and the problems of heterogeneous material interface defects and interface potential barriers in the existing integration technology are also avoided. The composite chip structure has a smaller chip area and better electrical properties.
Owner:HUBEI JIUFENGSHAN LAB

Thin and light optical waveguide lens, and preparation method therefor and use thereof

A thin and light optical waveguide lens, which can be applied to a display device. The optical waveguide lens comprises waveguide plates (1) made of a wide bandgap semiconductor material and protective films (2) made of an optical resin material; at least one surface of the waveguide plates (1) is provided with a grating structure (11); the protective films (2) are arranged on the surfaces of the waveguide plates (1), and are embedded in grating gaps of the grating structure (11); and the outer side surfaces of the corresponding protective film (2) and the grating structure (11) are approximately located on the same plane, and / or said protective film (2) covers the outer side surface of the grating structure (11). According to the optical waveguide lens, high-refractive-index glass waveguide plates (1) having a refractive index of 1.7-1.9 are replaced with the waveguide plates (1) made of the wide bandgap semiconductor material, and cover glass is replaced with the protective films (2) made of the optical resin material, such that hardening, scratch resistance, anti-fog, anti-slip, anti-smudge, high light transmittance and other functions are integrated while the waveguide plates (1) are protected on both sides, the overall thickness of the optical waveguide lens is reduced and the optical properties are improved.
Owner:MOLDNANO (HANGZHOU) TECHNOLOGY CO LTD

Electrical discharge machining processing for semiconductor workpiece

An example method includes providing a wide bandgap semiconductor workpiece. The example method includes exposing the wide bandgap semiconductor workpiece to one or more electrical discharges from an electrical discharge machining (EDM) system to reduce a surface roughness of the wide bandgap semiconductor workpiece. Exposing the wide bandgap semiconductor workpiece to the one or more electrical discharges may include submerging a surface of the wide bandgap semiconductor workpiece in a dielectric fluid; positioning an electrode head relative to the surface such that a gap is defined between an end of the electrode head and the surface; and generating an electrical discharge across the gap to create a plasma zone within the gap such that a material is removed from the surface.
Owner:WOLFSPEED INC

Heterojunction composite material and preparation method and application thereof

The invention discloses a heterojunction composite material and a preparation method and application thereof, and belongs to the technical field of catalysts, and the preparation method comprises the following steps: dispersing LaFeO3 and g-C3N4 in water, adding CuCl2, uniformly stirring, adding a sodium citrate aqueous solution, continuously stirring for 12-24 hours, centrifuging, washing and drying to obtain the heterojunction composite material; the mass ratio of the LaFeO3 to the g-C3N4 to the CuCl2 is (10 to 30) to (70 to 90) to (10 to 30). According to the invention, two narrow-band gap semiconductors (LaFeO3 and Cu2O) and a wide-band gap semiconductor (g-C3N4) are compounded to form the composite material with the double-heterojunction structure. As a photocatalyst, the material can be effectively applied to pollution control, and has excellent capabilities of removing organic water pollutants and air pollutants and sterilizing.
Owner:CATALYTIC TECHNOLOGY CO LTD

Power converters with wide bandgap semiconductors

A power supply system including a housing, an internal non-removable battery, an output, a power converter, and an electronic processor. The internal non-removable battery received in the housing and having a nominal voltage of at least 12 Volts. The output provided on the housing. The power converter coupled between the internal non-removable battery and the output. The power converter including a first switch. The power converter also converts power received from the internal non-removable battery. The electronic processor coupled to the power converter and controls operation of the power converter by controlling the first switch at a switching frequency of at least 100 kHz.
Owner:MILWAUKEE ELECTRIC TOOL CORP

Method for calculating heat transport performance of wide bandgap semiconductor based on deep learning potential

The invention belongs to the field of high-power electric vacuum devices, relates to heat transport performance of an interface ceramic material in a high-power electric vacuum device, and particularly provides a deep learning potential-based wide bandgap semiconductor heat transport performance calculation method, which is used for solving various problems of existing methods. According to the method, firstly, the deep learning potential is constructed by adopting a first principle, then the deep learning potential is used as an empirical potential function, and the heat transport performance of the wide bandgap semiconductor is calculated through a molecular dynamics method, so that large-scale molecular dynamics simulation is realized, and a temperature conduction process and a heat transfer process of a long-time dimension can be accurately predicted; errors caused by empirical potential simulation calculation are avoided, and the time and operation cost of first principle calculation are greatly reduced.
Owner:UNIV OF ELECTRONICS SCI & TECH OF CHINA

Power Semiconductor Package

Power semiconductor packages are provided. In one example, the power semiconductor package includes one or more semiconductor die having a wide bandgap semiconductor material, a housing, and one or more electrical leads extending from the housing. The power semiconductor package further includes a creepage cutout. In one example, the power semiconductor package further includes a creepage feature.
Owner:WOLFSPEED INC

Self-aligned anode ultra-wide forbidden band semiconductor diode rectifying device on diamond high-thermal-conductivity substrate and preparation method of self-aligned anode ultra-wide forbidden band semiconductor diode rectifying device

The invention discloses a self-aligned anode ultra-wide bandgap semiconductor diode rectifying device on a diamond high-thermal-conductivity substrate and a preparation method thereof, the device comprises a gallium oxide epitaxial wafer on the diamond substrate, one end of the upper part of the gallium oxide epitaxial wafer is provided with an ion implantation region, and a cathode electrode is prepared above the ion implantation region; an anode electrode is prepared at the other end above the gallium oxide epitaxial wafer on the diamond substrate, the ohmic contact resistance of the cathode electrode and the gallium oxide epitaxial wafer on the diamond substrate is reduced by the ion implantation region, and the anode electrode and the gallium oxide epitaxial wafer on the diamond substrate form Schottky contact; the preparation method comprises the following steps: preprocessing a gallium oxide epitaxial wafer on a diamond substrate; ion implantation; preparing a cathode electrode and an anode electrode; and performing self-aligned anode etching and in-situ annealing to finally form the gallium oxide self-aligned anode diode on the diamond. According to the invention, the breakdown voltage of the device is improved while the preparation process steps of the device are simplified.
Owner:XIDIAN UNIV

Laser edge shaping for semiconductor wafers

Systems and methods for laser-based processing of semiconductor wafers are provided. In one example, a method includes providing emission of a laser from a laser source towards an edge portion of a wide bandgap semiconductor workpiece from a direction facing a side surface of the wide bandgap semiconductor workpiece, the side surface extending between a first major surface of the wide bandgap semiconductor workpiece and an opposing second major surface of the wide bandgap semiconductor workpiece. The method includes ablating the edge portion of the wide bandgap semiconductor workpiece with the laser to remove material from the edge portion of the wide bandgap semiconductor workpiece.
Owner:WOLFSPEED INC

Rapid detection method for fatal defect of gallium oxide epitaxial wafer

The invention relates to the technical field of wide bandgap semiconductor materials, in particular to a rapid detection method for a fatal defect of a gallium oxide epitaxial wafer. The method comprises the following steps: S1, preparing a gallium oxide epitaxial wafer; s2, performing a nanoindentation test on the surface of the epitaxial wafer to obtain a local mechanical property data load-displacement curve and an electrical response data current-time curve; s3, based on correlation analysis of the mechanical property data and the electrical response data, positioning and classifying fatal defects in the epitaxial wafer; the fatal defects comprise dislocation and cracks, and are judged by the following modes: an area in which the elastic modulus is reduced by more than 10% and the current is suddenly increased is a dislocation enrichment area; the area where the load-displacement curve has the onrushing phenomenon is a crack defect. The method is based on the nanoindentation technology, rapid positioning and classification of defects are achieved through mechanical-electrical coupling response, the limitation of a traditional method is broken through, and core technical support is provided for quality control and process upgrading of the gallium oxide epitaxial wafer.
Owner:HUBEI JIUFENGSHAN LAB

Wide bandgap semiconductor electronic device with JBS diode having improved electrical characteristics and method for fabricating same

To provide a wide band gap power device comprising a JBS diode having improved electrical characteristics, and a manufacturing method thereof.SOLUTION: In a Junction Barrier Schottky diode 50, a body 55 of silicon carbide having a first conductivity type and a surface 55A is formed by: a drift region 59 and a plurality of first portions 59A delimited by the surface 55A; a second portion 59B; a plurality of first implanted regions 62 of a second conductivity type, extending into the drift region 59 from the surface 55A; and a plurality of metal portions (a first portion 65A, a second portion 66A) arranged on the surface 55A. Each metal portion is in Schottky contact with a respective surface portion of the plurality of surface portions so as to form a first-type Schottky diode 51 and a second-type Schottky diode 52. The first-type Schottky diode and the second-type Schottky diode each have, at equilibrium, a Schottky barrier having a height different from each other.SELECTED DRAWING: Figure 2
Owner:STMICROELECTRONICS SRL

An accumulation-type wide bandgap semiconductor trench MOSFET device structure and its preparation method

The present invention specifically relates to an accumulation-type wide bandgap semiconductor trench MOSFET device structure and a method for preparing the same. The structure comprises at least a substrate, an epitaxial layer, a source P+ region, and a gate electrode; an N+ current channel is provided below the gate electrode trench, and N-accumulation-type channels and / or P-inversion channels are provided on both sides of the gate electrode trench. The N+ current channel is prepared by ion implantation and is located in the epitaxial layer. The N-accumulation-type channels and / or P-inversion channels are formed by the lateral diffusion effect during ion implantation of the N+ current channel. The present invention forms the N+ current channel through a trench bottom ion implantation process, and utilizes the lateral diffusion effect of this process during ion implantation to naturally form the N-accumulation-type channel and / or P-inversion channel. Furthermore, the channel doping concentration and thickness can be carefully controlled by controlling the mask thickness of the trench sidewalls during ion implantation of the N+ current channel, thereby achieving the purpose of enhancing channel mobility and reducing device on-resistance without the need for additional processes.
Owner:HUBEI JIUFENGSHAN LAB

A method for preparing an interconnection line of a diamond device

A method for preparing an interconnection line of a diamond device belongs to the field of processing and preparation of ultra-wide bandgap semiconductor electronic devices. It is characterized in that: designing a circuit layout and cleaning a diamond substrate (110); then performing a photolithography process to prepare device units (120) and an interconnection region (130); plating a metal catalyst (131) on the interconnection region of the diamond surface; and in-situ growing a conductive carbon nanomaterial (132) on the diamond surface as the interconnection line. The present invention obtains a low-resistance and stable ohmic contact interconnection line on the diamond substrate, effectively avoiding the limitation of device failure caused by the breakage of the interconnection line formed by an ultra-thin metal film at present; the carbon nanomaterial interconnection line can work normally under high-temperature and high-pressure conditions and can meet the requirements of the future working environment of diamond devices. The obtained interconnection line has a low contact resistance with the diamond substrate, strong bonding force, and can withstand high-temperature and high-pressure working environments, laying a good foundation for the back-end process of future diamond-based integrated circuit preparation.
Owner:UNIV OF SCI & TECH BEIJING

Method for forming semiconductor devices using a glass structure attached to a wide band-gap semiconductor wafer

A method for forming semiconductor devices includes: attaching a glass structure to a wide band-gap semiconductor wafer having a plurality of semiconductor devices; forming at least one pad structure electrically connected to at least one doping region of a semiconductor substrate of the wide band-gap semiconductor wafer, by forming electrically conductive material within at least one opening extending through the glass structure; and reducing a thickness of the wide band-gap semiconductor wafer after attaching the glass structure. Additional methods for forming semiconductor devices are described.
Owner:INFINEON TECHNOLOGIES AG