Supercharge Your Innovation With Domain-Expert AI Agents!

SDI (Serial Digital Interface) high-quality synchronous de-interlacing system and method

A de-interlacing and high-quality technology, applied to TV system parts, TVs, standard conversion, etc., can solve the problems of SDI input signal can not be synchronized, picture and video are not synchronized, and there is no unified synchronization information, etc.

Active Publication Date: 2019-03-08
XIAMEN RGBLINK SCI & TECH
View PDF5 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

The signal decoding synchronization of the traditional SDI system of the video processor adopts a self-synchronization and self-clocking mechanism, which processes the frame data by detecting the specific synchronization word of the demodulated and decoded SDI signal, which results in SDI signals input by multiple SDI input interfaces There is no unified synchronization information between them, and multiple SDI input signals cannot be synchronized, which leads to out-of-synchronization of the picture and video spliced ​​by the video processor, affecting customer experience
[0003] In addition, the traditional SDI system does not have the function of deinterlacing (Deinterlace) algorithm. Deinterlacing is to convert interlaced (interlace) video signals into progressive (progressive) progressive scanning Method of video signal
Now the new display devices are all using progressive scan, playing the interlaced image directly on the progressive scan device will produce serious flicker phenomenon, and because of the interlaced signal, only one line has an image in two lines, and the other line is completely black , so the brightness will be reduced by half compared to the progressive signal

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • SDI (Serial Digital Interface) high-quality synchronous de-interlacing system and method
  • SDI (Serial Digital Interface) high-quality synchronous de-interlacing system and method
  • SDI (Serial Digital Interface) high-quality synchronous de-interlacing system and method

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0028] Such as figure 1 As shown, the present invention discloses an SDI high-quality synchronous deinterlacing system, which includes an equalization and deserialization module, a first FPGA module, a second FPGA module, an MCU control module, a clock IC, a synchronous clock bus, and a backplane transmission module.

[0029] Among them, the equalization and deserialization module is realized by the IT6604 chip, and its input terminal is connected to the SDI input interface to input the high-speed SDI signal after long-distance transmission, and the output terminal is connected to the first FPGA module. The equalization and deserialization module is used for equalizing the high-speed SDI module, converting the equalized high-speed SDI signal into a low-speed YUV format TTL signal, and transmitting the TTL signal to the first FPGA module.

[0030] The signal input end of the first FPGA module is connected to the output end of the equalization and deserialization module, the cl...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention relates to an SDI (Serial Digital Interface) high-quality synchronous de-interlacing system and method. An MCU (Microprogrammed Control Unit) control module is connected with a first FPGA (Field Programmable Gate Array) module through a synchronous clock bus, thus providing a synchronous clock for the first FPGA module and realizing the synchronization of multiple paths of video signals. At the same time, the first FPGA module opens up an interlaced signal storage area and a progressive signal storage area to realize conversion from an interlaced signal to a progressive signal and complete a de-interlacing operation. The synchronization and de-interlacing among multiple SDI input signals can be realized to ensure the quality of a video picture output from a back end.

Description

technical field [0001] The invention relates to the technical field of video processors, in particular to an SDI high-quality synchronous deinterlacing system and method. Background technique [0002] A video processor is a video data processing device that supports multiple input signals such as VGA, composite video, SDI signal, and digital HDMI. Serial Digital Interface (SDI) is a digital video interface standard formulated by the SMPTE organization, such as SMPTE 259M, SMPTE 292M, SMPTE 372M, etc. The signal decoding synchronization of the traditional SDI system of the video processor adopts a self-synchronization and self-clocking mechanism, which processes the frame data by detecting the specific synchronization word of the demodulated and decoded SDI signal, which results in SDI signals input by multiple SDI input interfaces Without unified synchronization information among them, multiple SDI input signals cannot be synchronized, which leads to out-of-synchronization ...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Applications(China)
IPC IPC(8): H04N5/04H04N5/268H04N5/765H04N7/01
CPCH04N5/04H04N5/268H04N5/765H04N7/012
Inventor 胡宏清
Owner XIAMEN RGBLINK SCI & TECH
Features
  • R&D
  • Intellectual Property
  • Life Sciences
  • Materials
  • Tech Scout
Why Patsnap Eureka
  • Unparalleled Data Quality
  • Higher Quality Content
  • 60% Fewer Hallucinations
Social media
Patsnap Eureka Blog
Learn More