Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Chip clock circuit and control method thereof

A clock circuit and clock technology, applied in the direction of generating/distributing signals, etc., can solve the problems of wasted power consumption and low clock failure rate, and achieve the effect of low power consumption, improved flexibility, and high reliability.

Active Publication Date: 2019-11-05
EDGELESS SEMICON CO LTD OF ZHUHAI +1
View PDF15 Cites 3 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0004] However, this clock backup method needs to keep both clocks in the working state, but the failure rate of the clock is low, so one clock will be in an invalid working state for a long time, wasting a lot of power consumption

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Chip clock circuit and control method thereof
  • Chip clock circuit and control method thereof

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0022] The characteristics and exemplary embodiments of various aspects of the present invention will be described in detail below. In order to make the purpose, technical solutions and advantages of the present invention more clear, the present invention will be further described in detail below in conjunction with the accompanying drawings and embodiments. It should be understood that the specific embodiments described here are only used to explain the present invention, not to limit the present invention. It will be apparent to one skilled in the art that the present invention may be practiced without some of these specific details. The following description of the embodiments is only to provide a better understanding of the present invention by showing examples of the present invention.

[0023] It should be noted that in this article, relational terms such as first and second are only used to distinguish one entity or operation from another entity or operation, and do not...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention provides a chip clock circuit and a control method thereof. The chip clock circuit comprises a plurality of clocks, a clock switching module and a control module, the clocks comprise a logic OR module, a clock generation module and a trigger module, clock clk signals generated by the clocks are obtained through the input end of the clock switching module, and one clock is selected asa main clock to be output; and the control module monitors the state of each clock and controls the closing or opening of each clock. The state of a chip clock signal is monitored in real time through the control module; according to the real-time monitoring result, the clock signals are switched in time, high reliability of the clock signals of the chip is ensured, the chip is in a stable and reliable working state, the chip system can be ensured to run at a low power consumption level through a computer readable storage program, one more clock signal can be provided for the system selectively, and the flexibility of the clock of the chip system is improved.

Description

technical field [0001] The invention relates to the technical field of electronic circuits, in particular to a chip clock circuit and a control method thereof. Background technique [0002] The clock is the heart of the circuit, and the stability and reliability of the clock is the basis for the stable operation of the circuit. Almost all digital systems process signals according to the clock beat by beat, and each part of the system is also done according to the beat. To make the circuit The unified beat of each part of the circuit requires one or more clock signals. The final function failure of many circuits or the performance cannot meet the original design requirements are due to the loss or abnormality of the clock, which brings great losses to the circuit. [0003] The technology commonly used in the prior art to solve this problem is clock backup, that is, two crystal oscillators are set in a communication system at the same time, and the two crystal oscillators are ...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Applications(China)
IPC IPC(8): G06F1/04G06F1/14
CPCG06F1/04G06F1/14
Inventor 黎俊辉聂玉庆
Owner EDGELESS SEMICON CO LTD OF ZHUHAI
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products