Integrated circuit layout field domain identification and grid subdivision processing method and device

An integrated circuit and grid subdivision technology, applied in image data processing, electrical digital data processing, image analysis, etc., can solve the problem that the accuracy, integrity and efficiency of the edge exchange method cannot be guaranteed and affect field recognition Accurate and efficient, easy to miss and other issues related to grid subdivision processing methods
CN110689569AActive Publication Date: 2020-01-14北京智芯仿真科技有限公司
12 Cites 18 Cited by

Patent Information

Authority / Receiving Office
CN · China
Current Assignee / Owner
北京智芯仿真科技有限公司
Publication Date
2020-01-14

Smart Images

  • Figure 1
    Figure 1
  • Figure 2
    Figure 2
  • Figure 3
    Figure 3
Patent Text Reader

Abstract

The embodiment of the invention discloses an integrated circuit layout field domain identification and grid subdivision processing method and device. The method comprises the following steps: vertically projecting a plurality of polygons of each layer of integrated circuit layout to the same layer to form a Delaunay triangular grid; combining the polygon information and the layer information of the edges of the polygons which are superposed after projection; aligning the grids to the edges of each polygon, calculating the intersection points of the edges of each polygon, adding the intersection points into polygon vertexes and grid nodes to form a first triangular grid, forming a set by the edges of the polygons by an edge exchange method, taking out the edges of the polygons, exchanging the edges of the polygons, and if the set is a null set, ending the exchange; superposing the layer information of the edges of the polygons into all triangles in the polygons; identifying and collecting triangles and polygonal edges contained in each parallel flat plate field domain according to the layer information of the triangles and polygonal edges; and carrying out grid subdivision processing on triangles in each parallel flat plate field domain. According to the invention, the accuracy and high efficiency of the field domain identification and grid subdivision processing method can be ensured.
Need to check novelty before this filing date? Find Prior Art

Description

technical field

[0001] The invention relates to the field of integrated circuit layout field identification and grid subdivision processing, in particular to a method and device for integrated circuit layout field identification and grid subdivision processing. Background technique

[0002] The layout of the integrated circuit is the intermediate link between the schematic diagram of the integrated circuit and the realization of the integrated circuit process, and it is an indispensable and important link.

[0003] Since the thickness and layer spacing of the multilayer integrated circuit board are much smaller than the size of the board, the three-dimensional calculation field of the multilayer integrated circuit board can be simplified into multiple two-dimensional calculation fields, and the two-dimensional calculation field is the upper and lower layer The coupled parallel plate field is also the propagation area of ​​electromagnetic waves. The parallel plate field refe...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More