Eureka AIR delivers breakthrough ideas for toughest innovation challenges, trusted by R&D personnel around the world.

HDP+FPGA-based compression and decompression reference performance verification method, system and device

A verification method and verification system technology are applied in the field of performance verification based on HDP+FPGA compression and decompression benchmarks, which can solve problems such as inability to effectively verify FPGA task load, and achieve the effects of improving test efficiency, ensuring product quality, and being easy to use.

Active Publication Date: 2020-01-31
INSPUR SUZHOU INTELLIGENT TECH CO LTD
View PDF3 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0004] However, the current benchmarking tools cannot effectively verify the task load of the FPGA to the CPU.

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • HDP+FPGA-based compression and decompression reference performance verification method, system and device
  • HDP+FPGA-based compression and decompression reference performance verification method, system and device
  • HDP+FPGA-based compression and decompression reference performance verification method, system and device

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0041] Specific embodiments of the present invention will be described below in conjunction with the accompanying drawings.

[0042] like figure 1 As shown, the present invention provides a kind of benchmark performance verification method based on HDP+FPGA compression and decompression, comprising the following steps:

[0043] S1: Run the specified jar package. Specifically: use the Hadoop running tool, input the hadoop jar+jar package, and run the jar package.

[0044] S2: Enter the number of copies of the specified single disk copy compression thread.

[0045] S3: Enter the address of the source document.

[0046] S4: Input the address of the target document. Specifically, fill in the address of the specific destination file, and separate multiple addresses with commas. Entering multiple paths means copying and compressing files to multiple paths.

[0047] S5: Enter the specified compression method. If the compression method is not specified, only multi-process copyi...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

According to an HDP+FPGA-based compression and decompression reference performance verification method, system and device provided by the invention, a variable number of process pools are created, sothat concurrent operation on files is realized, and a Hadoop source library is introduced to realize a function of compressing the files. According to the test method, a performance test jar package is provided, operation is carried out through a simple command line, the test process result is displayed in the whole process, and key data such as compression time and compression rate can be output.And when the jar package is used, a hadoop jar+jar package is input by utilizing a Hadoop running tool, and the jar package runs. The test process and result are displayed in real time and are practical and rapid.

Description

technical field [0001] The present invention relates to the field of computer technology, and more specifically relates to a performance verification method, system and equipment based on HDP+FPGA compression and decompression benchmark. Background technique [0002] With the development of big data, there are more and more cases of high concurrency and large data volume, and the CPU load is getting higher and higher. It has become a mainstream method to use FPGA to bear the load of CPU and be responsible for the compression and decompression of CPU. [0003] FPGA (Field Programmable Gate Array) is a product of further development on the basis of programmable devices such as PAL and GAL. It emerged as a semi-custom circuit in the field of application-specific integrated circuits (ASIC), which not only solves the shortcomings of custom circuits, but also overcomes the shortcomings of the limited number of original programmable device gates. [0004] However, the current ben...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Applications(China)
IPC IPC(8): G06F11/34G06F11/36
CPCG06F11/3409G06F11/3452G06F11/3648
Inventor 朱永生贾晓露
Owner INSPUR SUZHOU INTELLIGENT TECH CO LTD
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Eureka Blog
Learn More
PatSnap group products

Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic, Popular Technical Reports.

© 2024 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap|About US| Contact US: help@patsnap.com