Al technical title is built by PatSnap Al team. It summarizes the technical point description of the patent document.
A technology of memory testing and memory, which is applied in the field of memory, can solve the problem of low test efficiency and achieve the effect of improving test efficiency
Active Publication Date: 2020-04-03
JIANGSU XINSHENG INTELLIGENT TECH CO LTD
View PDF10 Cites 2 Cited by
Summary
Abstract
Description
Claims
Application Information
AI Technical Summary
This helps you quickly interpret patents by identifying the three key elements:
Problems solved by technology
Method used
Benefits of technology
Problems solved by technology
[0005] The purpose of this application is to provide a memory test device to solve the problem of low test efficiency in the prior art when the memory is directly tested by the test machine
[0006] Another object of the present application is to provide a memory test system to solve the problem of low test efficiency in the prior art when the memory is directly tested by the test machine
Method used
the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more
Image
Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
Click on the blue label to locate the original text in one second.
Reading with bidirectional positioning of images and text.
Smart Image
Examples
Experimental program
Comparison scheme
Effect test
no. 1 example
[0030] As mentioned in the background art, the existing memory generally needs to be tested after production. For example, OTP (One Time Programmable, one-time programmable) memory, generally speaking, the tests that the integrated OTP chip needs to do during the machine test stage include:
[0031] 1. Blank Check Test, the purpose of this test is to detect whether the chip storage space is all zero, if it is detected that the storage space is all zero, then the chip should be classified as a good chip; if it is detected as 1 bits, then this chip should be classified as scrap.
[0032] 2. Word Line and Bit Line Integrity Test (Word Line and Bit Line Integrity Test), the purpose of this test is to detect the integrity of the word line and bit line in the OTP storage space and whether the corresponding peripheral circuits have serious defects.
[0033] 3. Pre-program Test (Pre-program Test), the purpose of this test is to screen out chips with serious defects in the programming...
no. 2 example
[0068] see figure 1 and figure 2 , the embodiment of the present invention also provides a memory test system, the memory test system includes a test machine 200, a memory 300 to be tested and the memory test device 100 described in the first embodiment, the test machine 200, the memory test device 100 And the memory 300 to be tested is connected in sequence, and the testing machine 200 is used to test the memory 300 to be tested by the memory testing device 100 . Since the first embodiment has described the hardware of the memory testing device 100 and the corresponding working principle in detail, so this embodiment will not repeat it here.
[0069] In summary, the present invention provides a memory testing device and system. The memory testing system also includes a test machine and a memory to be tested. The memory testing device includes a register component, a command analysis component, a test control component, a test result acquisition component, and a register com...
the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more
PUM
Login to view more
Abstract
The invention provides a memory testing device and system, and relates to the field of memories. The memory testing device comprises a register component, a command analysis component, a test controlcomponent and a test result acquisition component, wherein the register component is used for receiving a test instruction sent by a test machine, and generating a control instruction according to thetest instruction; the command analysis component is used for analyzing the control instruction, and generating a test trigger signal, so as to control the test control component to work; the test control component is used for generating a test time sequence during working so as to test the to-be-tested memory; and the test result acquisition component is used for acquiring a test result of the to-be-tested memory and sending the test result to the register component so as to enable the test machine to determine whether the to-be-tested memory is qualified or not by reading the test result. The memory testing device and system provided by the invention have the advantage of improving the testing efficiency.
Description
technical field [0001] The present application relates to the field of memory, in particular, to a memory testing device and system. Background technique [0002] A memory is a memory component used to store data and instructions in an electronic computer. Currently, due to the popularization of computers, memory is also widely used. [0003] After the memory is manufactured, it is generally necessary to test the memory to ensure that all the memories put into use are good chips. [0004] At present, the traditional test method is to realize the test by building a test environment on the test machine. However, when testing is required, the test environment needs to be built after complex debugging on the test machine, so the test efficiency for memory is not high. . Contents of the invention [0005] The purpose of the present application is to provide a memory testing device to solve the problem in the prior art that the testing efficiency is not high when the memory i...
Claims
the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more
Application Information
Patent Timeline
Application Date:The date an application was filed.
Publication Date:The date a patent or application was officially published.
First Publication Date:The earliest publication date of a patent with the same application number.
Issue Date:Publication date of the patent grant document.
PCT Entry Date:The Entry date of PCT National Phase.
Estimated Expiry Date:The statutory expiry date of a patent right according to the Patent Law, and it is the longest term of protection that the patent right can achieve without the termination of the patent right due to other reasons(Term extension factor has been taken into account ).
Invalid Date:Actual expiry date is based on effective date or publication date of legal transaction data of invalid patent.
Login to view more 
Login to view more