Formalized verification system
A technology of formal verification and formal description, applied in the field of formal verification, it can solve the problems of not covering all states of SEDS, and unable to guarantee the correctness and reliability of software.
- Summary
- Abstract
- Description
- Claims
- Application Information
AI Technical Summary
Problems solved by technology
Method used
Image
Examples
Embodiment Construction
[0023] Exemplary embodiments of the present disclosure will be described in more detail below with reference to the accompanying drawings. Although exemplary embodiments of the present disclosure are shown in the drawings, it should be understood that the present disclosure may be embodied in various forms and should not be limited by the embodiments set forth herein. Rather, these embodiments are provided for more thorough understanding of the present disclosure and to fully convey the scope of the present disclosure to those skilled in the art.
[0024] The present invention adopts formal verification technology to accurately check the functional logic of SEDS to ensure the correctness and reliability of the software.
[0025] Based on this, the present invention proposes a formal verification system for SEDS functional logic check, which can run on electronic equipment (such as PC).
[0026] figure 1 The structural diagram of the formal verification system proposed for th...
PUM
Abstract
Description
Claims
Application Information
- R&D Engineer
- R&D Manager
- IP Professional
- Industry Leading Data Capabilities
- Powerful AI technology
- Patent DNA Extraction
Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic, Popular Technical Reports.
© 2024 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap|About US| Contact US: help@patsnap.com