Unlock instant, AI-driven research and patent intelligence for your innovation.

Chip packaging structure and packaging method

A technology of packaging structure and packaging method, which is applied in the manufacturing of electrical components, electric solid-state devices, semiconductor/solid-state devices, etc. The effect of signal transmission

Pending Publication Date: 2020-07-31
CHINA WAFER LEVEL CSP
View PDF0 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0007] In the prior art, the first chip 11 is fixed on the frame 13, the second chip 12 is fixed on the substrate 14, and the end of the frame 13 is fixed to the substrate 14 through the glue 15. At this time, mainly by controlling the glue 15 To adjust the distance B between the first chip 11 and the second chip 12, this adjustment method needs to use special equipment and materials, the cost is high, the processing time is long, and the yield is low

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Chip packaging structure and packaging method
  • Chip packaging structure and packaging method
  • Chip packaging structure and packaging method

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0052] The present invention will be described in detail below in conjunction with specific embodiments shown in the accompanying drawings. However, these embodiments do not limit the present invention, and any structural, method, or functional changes made by those skilled in the art according to these embodiments are included in the protection scope of the present invention.

[0053] In each drawing of the present invention, for convenience of illustration, some dimensions of structures or parts are exaggerated relative to other structures or parts, and therefore, are only used to illustrate the basic structure of the subject matter of the present invention.

[0054] combine figure 2 , is a schematic diagram of a package structure 200 of a chip according to an embodiment of the present invention.

[0055]The packaging structure 200 includes a first circuit board 20 , a substrate 30 , a first chip 31 , a first metal ball 32 , a second circuit board 40 , a second chip 41 and...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention discloses a chip packaging structure and a packaging method, the packaging structure comprises a first circuit board, a substrate, a first chip, a first metal ball, a second circuit board, a second chip and a second metal ball, the first circuit board comprises a first surface and a second surface which are oppositely arranged, and a through hole penetrating through the first surfaceand the second surface; the substrate is located on the first surface and covers the through hole; the first chip is located at one side, facing the through hole, of the substrate, and the first chipextends towards the through hole; the first metal ball is connected with the substrate and the first surface; the second circuit board is located on the second surface and covers the through hole; the second chip is located at one side, facing the through hole, of the second circuit board, and the second chip extends towards the through hole; and the second metal ball is connected with the secondcircuit board and the second surface. The first metal ball and the second metal ball not only can effectively adjust the distance between the first chip and the second chip, but also can realize signal transmission.

Description

technical field [0001] The invention relates to the technical field of chip packaging, in particular to a chip packaging structure and packaging method. Background technique [0002] With the continuous development of science and technology, more and more electronic devices are widely used in people's daily life and work, which brings great convenience to people's daily life and work, and has become an indispensable and important tool for people today. tool. [0003] The main component of electronic equipment to achieve preset functions is the chip. With the continuous advancement of integrated circuit technology, the integration of the chip is getting higher and higher, the function of the chip is getting more and more powerful, and the size of the chip is getting smaller and smaller, so the chip needs The packaging structure is formed by packaging, so as to facilitate the electrical connection of the chip with the external circuit board. [0004] In the prior art, refer ...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
IPC IPC(8): H01L25/16H01L21/98H01L23/488H01L23/31H01L21/50H01L21/56
CPCH01L21/50H01L21/56H01L23/3114H01L23/3121H01L23/488H01L24/81H01L25/167H01L25/50
Inventor 吴明轩杨剑宏王蔚
Owner CHINA WAFER LEVEL CSP