An overlay alignment mark structure and related method and device
A technology for aligning marks and markings, which is applied in the direction of electric solid devices, semiconductor devices, semiconductor/solid device components, etc., can solve the problem of large measurement errors of overlay accuracy and achieve the effect of small measurement errors
- Summary
- Abstract
- Description
- Claims
- Application Information
AI Technical Summary
Problems solved by technology
Method used
Image
Examples
Embodiment Construction
[0037] The following will clearly and completely describe the technical solutions in the embodiments of the present invention with reference to the accompanying drawings in the embodiments of the present invention. Obviously, the described embodiments are only some, not all, embodiments of the present invention. Based on the embodiments of the present invention, all other embodiments obtained by persons of ordinary skill in the art without making creative efforts belong to the protection scope of the present invention.
[0038] As mentioned in the background art, with the continuous reduction of the feature size of lithography, the requirements for the overlay accuracy and critical dimension uniformity of the lithography machine are also continuously increased. The manufacture of semiconductor devices usually includes dozens of photolithography processes. In order to ensure the corresponding relationship of each level, it is necessary to require an overlay accuracy that matches...
PUM
Login to View More Abstract
Description
Claims
Application Information
Login to View More 


