Efficient multi-mode verification platform and method

Abstract

The invention provides an efficient multi-mode verification platform and method, and the method comprises the steps: 1, inputting a test excitation into the multi-mode verification platform, enablingthe multi-mode verification platform to call a library and an IP, and carrying out the software simulation verification; 2, finding an error in the software simulation verification process, returningthe error to the DUT directory, and modifying a chip design file; and 3, executing FPGA hardware system prototype verification when no error occurs in the software simulation verification process. According to the method, software simulation verification and FPGA hardware system prototype verification under the FPGA development condition are compatible, software simulation verification supports parallel simulation of a single testcase or multiple testcases, each testcase simulation result has respective space storage and cannot be covered, a multi-mode verification platform supports automaticreading and real-time refreshing of design files. Automatic full compilation and manual step-by-step compilation can be supported, engineering file management difficulty is effectively avoided, and tedious operation of engineering compilation and online debugging is reduced.

Description

technical field [0001] The invention relates to the technical field of digital integrated circuit design and verification, in particular to an efficient multi-mode verification platform and method. Background technique [0002] The famous Moore's Law states that the number of transistors that can be accommodated in an integrated circuit chip will double every about 18 months, and the performance will also double, which makes the chip more and more complex, giving digital integrated circuits The verification work has brought severe challenges. The current verification can be divided into two modes, one is software simulation verification, and the other is hardware system prototype verification. [0003] Software simulation verification is based on verification methodology (UVM, VMM, etc.) through language programming to establish test incentives for verification. This verification method has a complex environment, heavy programming, simulation, and debugging work, and it is d...

AI Technical Summary

Problems solved by technology

[0005] The invention provides an efficient multi-mode verification platform and method, and its purpose is to solve the problems of low verification efficiency, poor quality and difficult maintenance of the verification platform of the traditional verification platform

Images