Check patentability & draft patents in minutes with Patsnap Eureka AI!

DAC interface verification method, device and system

An interface and communication connection technology, applied in the field of testing, can solve problems such as low test efficiency, and achieve the effect of solving low test efficiency

Inactive Publication Date: 2020-12-25
GREE ELECTRIC APPLIANCES INC +1
View PDF4 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0004] The embodiment of the present application provides a DAC interface verification method, device and system to at least solve the technical problem of low test efficiency in the related art

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • DAC interface verification method, device and system
  • DAC interface verification method, device and system
  • DAC interface verification method, device and system

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0024] In order to enable those skilled in the art to better understand the solution of the present application, the technical solution in the embodiment of the application will be clearly and completely described below in conjunction with the accompanying drawings in the embodiment of the application. Obviously, the described embodiment is only It is an embodiment of a part of the application, but not all of the embodiments. Based on the embodiments in this application, all other embodiments obtained by persons of ordinary skill in the art without creative efforts shall fall within the scope of protection of this application.

[0025] It should be noted that the terms "first" and "second" in the description and claims of the present application and the above drawings are used to distinguish similar objects, but not necessarily used to describe a specific sequence or sequence. It is to be understood that the data so used are interchangeable under appropriate circumstances such...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention discloses a DAC interface verification method, device and system. The method comprises the steps of inputting a test signal to a DAC interface of a to-be-tested chip; and obtaining a test result of testing the to-be-tested chip. According to the invention, the technical problem of relatively low test efficiency in related technologies is solved.

Description

technical field [0001] The present application relates to the field of testing, in particular, to a verification method, device and system for a DAC interface. Background technique [0002] After the chip sample tapes out, the laboratory stage needs to verify the relevant functions of the chip, especially the digital-to-analog converter (DAC) function of the chip. A digital-to-analog converter (DAC) has a wide range of applications. As a communication bridge between the digital domain and the analog domain, the DAC has important applications in many important occasions. When DAC verification is performed in the traditional laboratory stage, the excitation is manually injected from each channel. In this way, when the number of channels is large, all channels need to be fully traversed in order to test the accuracy of the results. Taking 12 channels as an example, Full traversal needs to traverse from 12 0s to 12 1s in turn. This is a work with a huge workload but high repeti...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Applications(China)
IPC IPC(8): G06F11/22
CPCG06F11/221G06F11/2247G06F11/2273
Inventor 陈定昌王炳全陈恒谭卢海易冬柏马颖江
Owner GREE ELECTRIC APPLIANCES INC
Features
  • R&D
  • Intellectual Property
  • Life Sciences
  • Materials
  • Tech Scout
Why Patsnap Eureka
  • Unparalleled Data Quality
  • Higher Quality Content
  • 60% Fewer Hallucinations
Social media
Patsnap Eureka Blog
Learn More