GPDSP assembly transplantation optimization method and system based on countdown buffering

An optimization method and assembly technology, applied in the direction of computing, code compilation, software engineering design, etc., can solve the problems of assembly code development and optimization difficulty, waste of human and financial resources, code is not portable, etc., to achieve good code performance and hardware. The effect of resource utilization
CN113157318APending Publication Date: 2021-07-23NAT UNIV OF DEFENSE TECH
0 Cites 1 Cited by

Patent Information

Authority / Receiving Office
CN Β· China
Current Assignee / Owner
NAT UNIV OF DEFENSE TECH
Publication Date
2021-07-23

Smart Images

  • Figure 1
    Figure 1
  • Figure 2
    Figure 2
  • Figure 3
    Figure 3
Patent Text Reader

Abstract

The invention discloses a GPDSP assembly transplantation optimization method and system based on countdown buffering. The method comprises the following steps: analyzing an assembly code, and performing dependency analysis based on a countdown buffering pool to construct an instruction-dependent directed acyclic graph; analyzing the difference of the instruction set information before and after transplantation, correcting the instruction in the assembly code according to the difference of the instruction set information before and after transplantation, and transplanting and mapping the instruction to the instruction information under the new system structure; and on the basis of the directed acyclic graph depended on by the instruction, enabling the instruction information transplanted and mapped to the new system structure to be subjected to parallel optimization packaging scheduling of the instruction based on a long instruction priority list scheduling algorithm, and obtaining a target assembly code transplanted to the new system structure. According to the method, the assembly codes can be effectively and automatically migrated on different generations of GPDSP platforms, the original assembly codes can be subjected to parallel packaging scheduling again, and better code performance and hardware resource utilization rate are obtained.
Need to check novelty before this filing date? Find Prior Art

Description

technical field

[0001] The invention relates to the field of assembly code optimization and transplantation, in particular to a countdown buffer-based GPDSP assembly transplantation optimization method and system. Background technique

[0002] GPDSP (General Purpose DSP, general-purpose digital signal processor) has made great progress in recent years, and is widely used in wireless communication, scientific computing, image processing and other fields, and it has also gradually penetrated into people's daily life. Become the core of consumer electronics products. At present, most GPDSPs have the characteristics of vector processing, Single Instruction Multiple Data (Single Instruction Multiple Data, SIMD) support and Very Long Instruction Word (VLIW), and support floating-point and fixed-point calculations. The FT-Matrix series independently developed by my country And Texas Instruments DSP is one of the typical representatives.

[0003] In addition to the common C languag...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More