Performance-driven multi-FPGA Jacobian template calculation optimal deployment method and system

A template and optimal technology, applied in the electronic field, can solve the problem of lack of multiple FPGAs, and achieve the effects of saving resource waste, low cost, and reducing energy consumption

Pending Publication Date: 2021-08-13
XI AN JIAOTONG UNIV
View PDF4 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0008] At present, in the field of template computing acceleration based on FPGA, there is a lack of related research on multiple FPGAs running template computing. Compared with a single chip, multi-FPGA chips need to consider the division of template computing tasks, FPGA selection and placement strategies, etc.

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Performance-driven multi-FPGA Jacobian template calculation optimal deployment method and system
  • Performance-driven multi-FPGA Jacobian template calculation optimal deployment method and system
  • Performance-driven multi-FPGA Jacobian template calculation optimal deployment method and system

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0080] The following will clearly and completely describe the technical solutions in the embodiments of the present invention with reference to the accompanying drawings in the embodiments of the present invention. Obviously, the described embodiments are some of the embodiments of the present invention, but not all of them. Based on the embodiments of the present invention, all other embodiments obtained by persons of ordinary skill in the art without making creative efforts belong to the protection scope of the present invention.

[0081] It should be understood that when used in this specification and the appended claims, the terms "comprising" and "comprises" indicate the presence of described features, integers, steps, operations, elements and / or components, but do not exclude one or Presence or addition of multiple other features, integers, steps, operations, elements, components and / or collections thereof.

[0082] It should also be understood that the terminology used ...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

PUM

No PUM Login to view more

Abstract

The invention discloses a performance-driven multi-FPGA Jacobian template calculation optimal deployment method and system, and the method comprises the steps: carrying out the hexagonal partitioning of Jacobian template calculation, and enabling the data between blocks to be subjected to parallel calculation; carrying out formalized description on N FPGA chips running Jacobian template calculation, and expressing various attributes of different FPGA chips by using mathematics; performing mathematical modeling by using the hexagonal blocks and the formalized description content, determining constraint conditions of the model, and determining a target function according to the total cost, resource occupation and the total time consumption of the FPGA chip model; and writing the attributes of the Jacobian hexagon blocks, the formalized description content of the FPGA chip, various constraint conditions and the target function content, generating a model file, performing optimizing to obtain an optimal result, and realizing an optimal placement strategy by using the optimal result. According to the method and system, the optimal placement of the template calculation on the multiple FPGA chips is realized, the resource waste of the FPGA chips is effectively reduced, the efficient operation of the template calculation is realized, and the engineering expenditure of the template calculation is further saved.

Description

technical field [0001] The invention belongs to the field of electronic technology, and in particular relates to a performance-driven multi-FPGA Jacobian template calculation optimal deployment method and system. Background technique [0002] Stencil Computation is a calculation method that iteratively updates array element values ​​according to a fixed "stencil" form. As a simulation process of scientific calculations such as fluid dynamics and electromagnetics, it is an important method of simulation calculation. According to different application scenarios and calculation methods, there are many types of template calculations. Among the many template calculation categories, Jacobi calculation has a wide range of research and applications in the field of solving linear equations. [0003] figure 1 It is a schematic diagram of 1D Jacobi calculation, in which the horizontal axis is the space dimension i, and the vertical axis is the time dimension t. Each solid black dot i...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

Application Information

Patent Timeline
no application Login to view more
Patent Type & Authority Applications(China)
IPC IPC(8): G06F30/34G06F111/04G06F115/02
CPCG06F30/34G06F2111/04G06F2115/02
Inventor 伍卫国王今雨康益菲冯雅琦栗怡文
Owner XI AN JIAOTONG UNIV
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Try Eureka
PatSnap group products