Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Astronavigation general gate-level logic modeling method for form verification

A form verification and modeling method technology, applied in special data processing applications, instruments, electrical digital data processing, etc., can solve the problems that cannot meet the requirements of aerospace-grade integrated circuit evaluation and use, to ensure safety and adaptability, guarantee The effect of safety and reliability

Pending Publication Date: 2022-03-22
CHINA ACADEMY OF SPACE TECHNOLOGY
View PDF0 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0004] The technical problem solved by the present invention is: Aiming at the problem that in the current prior art, the logic model used for traditional formal verification cannot meet the evaluation and use requirements of aerospace-grade integrated circuits, a general-purpose gate-level logic modeling for aerospace for formal verification is proposed method

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Astronavigation general gate-level logic modeling method for form verification
  • Astronavigation general gate-level logic modeling method for form verification
  • Astronavigation general gate-level logic modeling method for form verification

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0026] A general gate-level logic modeling method for aerospace for formal verification, which is used to solve the problem of evaluating the safety attributes of integrated circuits under the space radiation environment and high-reliability application conditions of spacecraft. The specific method steps are as follows:

[0027] (1) Sorting out and analyzing the anti-radiation hardening strategies of aerospace-level large-scale integrated circuits to be verified, and obtaining typical characteristics of aerospace-level large-scale integrated circuit logic gates;

[0028] Among them, the aerospace environment includes extreme temperature, or bit-flip failure modes caused by space radiation conditions;

[0029] (2) According to the typical characteristics of the aerospace-grade large-scale integrated circuit logic gate obtained in step (1), and the aerospace environmental pollution label, carry out combing and analysis, and obtain the fault truth table;

[0030] Among them, the ...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention relates to an aerospace general gate-level logic modeling method for form verification, which is used for carrying out anti-radiation redundancy characteristic analysis and modeling on an anti-radiation hardening logic gate circuit of an aerospace-level large-scale integrated circuit, and carrying out form verification-based security attribute evaluation and logic completeness check on the aerospace-level large-scale integrated circuit based on the model. The problem of security attribute evaluation of the space navigation large-scale integrated circuit under the space radiation environment and the spacecraft high-reliability application condition is solved, the operation is simple and convenient, the automation degree is high, the evaluation efficiency is high, the evaluation operation links are reduced, and the evaluation operability is improved.

Description

technical field [0001] The invention relates to an aerospace general gate-level logic modeling method for formal verification, belonging to the field of spacecraft control software evaluation. Background technique [0002] The logic unit is the basic unit that constitutes an aerospace-grade VLSI. Through the safety performance evaluation based on the logic model of aerospace-level large-scale integrated circuits, the discovery, evaluation and improvement of incomplete logic design, logic loopholes and even design backdoors can be completed, avoiding the cycle and tape-out of resolving problems after tape-out Fee cost. In order to ensure the safe and reliable on-orbit application of aerospace large-scale integrated circuits, it is necessary to model the logic model, and measure and evaluate the device safety attributes based on this model. [0003] Spacecraft uses large-scale integrated circuits as a part of the core key components of spacecraft, and its security threatens ...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
IPC IPC(8): G06F30/20G06F119/02
CPCG06F30/20G06F2119/02
Inventor 屈若媛张海明吕倩倩张伟张延伟张磊肖波祝名谷瀚天
Owner CHINA ACADEMY OF SPACE TECHNOLOGY
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products

Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic, Popular Technical Reports.

© 2024 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap|About US| Contact US: help@patsnap.com