Address generating circuit
A technology of address generation and circuit, applied in the direction of electrical components, electronic switches, static memory, etc.
- Summary
- Abstract
- Description
- Claims
- Application Information
AI Technical Summary
Problems solved by technology
Method used
Image
Examples
no. 1 example
[0047] FIG. 3 is a schematic diagram of an address generation circuit according to the first embodiment of the present invention.
[0048] FIG. 3(a) is a circuit diagram of an address generating circuit according to a first embodiment of the present invention. In this figure, reference numeral 11 is a PMOS transistor; reference numeral 12 is an NMOS transistor; reference numeral 13 is a fuse element; reference numeral 14 is a latch circuit; An inverter; reference numeral 16 is a second inverter forming a latch circuit; reference numeral 17 is a third inverter; and reference numeral 18 is a power-on reset circuit.
[0049] In Fig. 3(a), the PMOS transistor 11, the NMOS transistor 12 and the fuse element 13 are under power supply V DD and ground V SS sequentially connected in series. The latch circuit 14 includes a first inverter 15 and a second inverter 16, the input terminal of one inverter is connected to the output terminal of the other inverter. A connection node A of t...
no. 2 example
[0072] Figure 4 is a schematic diagram of the address generating circuit of the second embodiment of the present invention. The second embodiment of the present invention provides a circuit example of the power-on reset circuit in the first embodiment.
[0073] In this figure, elements disclosed in FIG. 3 are denoted by the same reference numerals. Further, reference numeral 19 is an inverter; reference numeral 20 is a transistor whose source and drain are connected; reference numeral 21 is a PMOS transistor; and reference numeral 32 is an inverter delay circuit.
[0074] Such as Figure 4 As shown, the power-on reset circuit 18 of the second embodiment has a structure including two PMOS transistors 21 whose sources and drains are connected to each other and are connected in parallel between the power supply VDD and the ground VSS. . A PMOS transistor with its gate connected to its drain forms a diode transistor.
[0075] Furthermore, the power-on reset circuit 18 has a ...
no. 3 example
[0089] Figure 5 is a schematic diagram of the address generating circuit of the third embodiment of the present invention. In this figure, something like figure 2 Disclosed elements are denoted by the same reference numerals. In addition, reference numeral 22 is a first power-on reset circuit; reference numeral 23 is a second power-on reset circuit; reference numeral 24 is an NMOS transistor with a low threshold; and reference numeral 25 is an NMOS transistor with a high threshold. The transistor and reference numeral 26 is a PMOS transistor.
[0090] The address generating circuit of the third embodiment of the present invention has a structure substantially similar to that of the first and second embodiments. However, the address generation circuit of the third embodiment is different in the structure of the power-on reset circuit.
[0091] Such as Figure 5 As shown, the power-on reset circuit of the third embodiment includes a first power-on reset circuit 22 for outp...
PUM
Abstract
Description
Claims
Application Information
- R&D Engineer
- R&D Manager
- IP Professional
- Industry Leading Data Capabilities
- Powerful AI technology
- Patent DNA Extraction
Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic, Popular Technical Reports.
© 2024 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap|About US| Contact US: help@patsnap.com