Eureka AIR delivers breakthrough ideas for toughest innovation challenges, trusted by R&D personnel around the world.

Pretaking rack and panel construction of sequence type data system and its operation method

A technology of a data system and an operation method, which is applied in the direction of electrical digital data processing, instruments, etc., can solve the problems of reduced performance, many pins, and increased packaging cost of the scaling engine 20, etc.

Inactive Publication Date: 2004-05-05
ITE TECH INC
View PDF0 Cites 2 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0006] (1) If the integrated circuit of flash memory 142 is added in the main controller 14, then the manufacturing process of embedded flash memory needs to be used, and the cost is higher
[0007] (2) When the scaling engine 10 is plugged with the main controller 14 and connected with a serial interface, the bandwidth of the serial flash memory 142 is insufficient, resulting in reduced performance
[0008] (3) When the scaling engine 20 includes a main controller 208 and a flash memory 24 with a parallel interface is attached, the packaging cost of the scaling engine 20 is increased because the parallel interface occupies many pins

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Pretaking rack and panel construction of sequence type data system and its operation method
  • Pretaking rack and panel construction of sequence type data system and its operation method
  • Pretaking rack and panel construction of sequence type data system and its operation method

Examples

Experimental program
Comparison scheme
Effect test

no. 1 example

[0032] figure 2 A circuit block diagram of a prefetch architecture of a serial data system according to a preferred embodiment of the present invention is shown, in which a prefetch circuit is built in and a serial flash memory is plugged in. In this figure, a scaling engine 40 and other circuits 402 are included, and the sequential flash memory 44 , the prefetching circuit 400 and the main controller 408 constitute the prefetching architecture of the serial data system. Wherein, the scaling engine 40 includes a main controller 408 and a built-in prefetch circuit 400 . In addition, the scaling engine 40 is plugged with a serial flash memory 44 .

[0033] According to the present invention, since the prefetching circuit 400 is built in the scaling engine 40, the prefetching circuit 400 can pre-fetch the data and instructions required by the main controller 408, and wait for the main controller 408 to fetch them, which overcomes the sequential flash memory 44 Insufficient band...

no. 2 example

[0035] Please refer to image 3 , which shows a schematic block diagram of a prefetch architecture of a sequential data system of the present invention. Wherein, the main controller 60 operates according to the clock pulse signal, and sends commands through the main controller bus 62 to obtain data. As those skilled in the art know, the main controller 60 can be an 8-bit or 16-bit main controller. , but not limited to this. Moreover, the prefetching circuit 64 is connected to the main controller bus 62 to provide data, and pre-fetches the instructions and data required by the main controller 60 , waiting for the main controller 60 to fetch. The serial memory 68 provides data to the prefetch circuit 64 through the serial bus 66. As those familiar with the art know, the serial bus 66 interface can be I 2 C bus, serial peripheral interface bus or LPC bus, but not limited thereto.

[0036] Wherein, the buffer memory 644 is also included in the prefetch circuit 64 to store the d...

no. 3 example

[0048] Please refer to Figure 4 , which shows a flow chart of another serial data system prefetch architecture operation method of the present invention, this operation method is suitable for the prefetch circuit to obtain data from the serial memory through the serial bus, and through the main controller bus Send data to the host controller. Among them, the serial bus and the main controller bus use different communication protocols, and the method flow is as follows:

[0049] s102. The main controller sends the data address value to the prefetching circuit via the main controller bus.

[0050] s104. Go to the prefetch circuit to find the data corresponding to the data address value.

[0051] s106. The prefetching circuit judges whether the data corresponding to the data address value already exists in the prefetching circuit.

[0052] s108 , proceeding to step s106 , if the data corresponding to the data address value already exists in the prefetch circuit, then copy the...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

A prefetching architecture of the sequential data system is composed of a primary controller with built-in cheaper prefetching circuit, primary controller bus, sequential bus, and sequential memory. It features that a sequential interface is used between primary controller and memory for decreasing the number of pins and cost. Its operation method features that a clock pulse controlling mechanism is used to determine the time when the clock pulse is provided to primary controller, avoiding the long waiting time.

Description

technical field [0001] The present invention relates to a prefetching architecture of a data system and its operating method, and in particular to a prefetching architecture of a sequential data system and its operating method. Background technique [0002] It is known that many related architectures and access methods have been derived in order to use the serial data system. For example, in known displays such as LCD monitors, plasma TVs, LCD projectors or LCD TVs, time-sharing can be divided into two types of system architectures based on the relationship between the main controller and the scaling engine. Such as Figure 1A and Figure 1B Shown: [0003] Figure 1A A known circuit architecture of the main controller 14 and the scaling engine 10 is shown, the circuit architecture includes: the scaling engine 10 , the display module 12 , the main controller 14 , the analog front end 102 , the pointer 104 , and the optical scanner 106 . Wherein, the main controller 14 als...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
IPC IPC(8): G06F13/14
Inventor 粘躍耀林永明
Owner ITE TECH INC
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Eureka Blog
Learn More
PatSnap group products

Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic, Popular Technical Reports.

© 2024 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap|About US| Contact US: help@patsnap.com