Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Magnetic RAM using magnetic resistance effect to store information

A technology of random access memory and storage unit, which is applied to devices applying electro-magnetic effects, static memory, digital memory information, etc., and can solve problems such as increased current consumption and increased bit line current

Inactive Publication Date: 2004-10-06
KK TOSHIBA
View PDF0 Cites 4 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

Therefore, as a solution to this, it is necessary to increase the bit line current, and there is a problem that the current consumption increases.

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Magnetic RAM using magnetic resistance effect to store information
  • Magnetic RAM using magnetic resistance effect to store information
  • Magnetic RAM using magnetic resistance effect to store information

Examples

Experimental program
Comparison scheme
Effect test

Embodiment approach 1

[0039] First, the MRAM according to Embodiment 1 of the present invention will be described.

[0040] Figure 5 It is a circuit diagram showing the configuration of the MRAM in the first embodiment.

[0041] Such as Figure 5 As shown, cross-point memory cells MC1, MC2, ... MC4 constituted by MTJ elements have one end connected to sub bit line SBL1 as a common node. The sub bit line SBL1 is connected to the main bit line MBL1 using the select metal oxide semiconductor transistor SG1 as a switch. A signal line SS1 is connected to the gate of the selection MOS transistor SG1 , and the signal line SS1 is connected to the row decoder 11 . One end of main bit line MBL1 is connected to sense amplifier (S / A) 12 via column gate circuit CG1.

[0042] To the other ends of the memory cells MC1 , MC2 , . . . , MC4 , lines L1 , L2 , . . . , L4 are respectively connected. A bit line driver / sinker circuit 13 for writing is connected to one end of the lines L1 to L4. The other ends of t...

Embodiment approach 2

[0066] Hereinafter, the MRAM according to Embodiment 2 of the present invention will be described.

[0067] Figure 8 It is a circuit diagram showing the configuration of the MRAM of the second embodiment. Figure 5 The difference between Embodiment 1 and Embodiment 2 shown above is that, while Embodiment 1 stores 1-bit information in 1 memory cell, Embodiment 2 has 1-bit information stored in 2 memory cells ( So-called 2 bits / unit) configuration. The same reference numerals are assigned to the same components as those in the first embodiment described above, and their descriptions will be omitted, and only the different components will be described below.

[0068] Such as Figure 8 As shown, the gates of the column gate circuits CG1 and CG2 are commonly connected to the signal line SC1. Other circuit configurations are the same as those in the first embodiment described above.

[0069] The operation of the MRAM according to Embodiment 2 is as follows.

[0070] During re...

Embodiment approach 3

[0077] Hereinafter, an MRAM according to Embodiment 3 of the present invention will be described.

[0078] Figure 10 It is a circuit diagram showing the configuration of the MRAM of the third embodiment. In Embodiment 2 described above, writing of complementary data requires two write cycles, but in Embodiment 3, writing of complementary data can be completed in one write cycle.

[0079] In the second embodiment described above, the signal line SS1 is connected to the gates of the selective metal oxide semiconductor transistors SG1 and SG2, but in the third embodiment, the signal line SS1 is connected to the gates of the selective metal oxide semiconductor transistors SG1 and SG3. top notch. Furthermore, in the second embodiment described above, one end of the current path of the selective metal oxide semiconductor transistor SG3 is connected to the main bit line MBL1, and one end of the current path of the selective metal oxide semiconductor transistor SG4 is connected to ...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

A memory cell comprises a magneto-resistive element of which electrical resistance value varies with magnetism. A sub-bit line is connected to one end of the memory cell. A main-bit line is connected to the sub-bit line via a first selection circuit. A sense-amplifier is connected to the main-bit line via a second selection circuit. A wiring line is connected to the other end of the memory cell and arranged in a first direction. A first operation circuit is connected to one end of the wiring line via a third selection circuit. A second operation circuit is connected to the other end of the wiring line. A word line passes over an intersection between the memory cell and the wiring line and is arranged in a second direction perpendicular to the first direction.

Description

technical field [0001] The invention relates to a magnetic random access memory for storing "1" or "0" information by utilizing the magnetoresistance (Magneto Resistive) effect. Background technique [0002] Magnetic Random Access Memory (MRAM: Magnetic Random Access Memory) is a device that stores “1” or “0” information by using the magnetoresistance effect to perform storage operations. In recent years, this MRAM has been positioned as one of the candidates for general-purpose memory devices that have the characteristics of non-volatility, high integration, high reliability, low power consumption, and high-speed operation, and various companies have started research and development . [0003] Among the magnetoresistance effects mentioned above, there are mainly two known effects: GMR (Giant Magneto Resistive) and TMR (Tunnel Magneto Resistive). Among them, the element representing the GMR effect utilizes the effect that the impedance of a conductor sandwiched between two...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Applications(China)
IPC IPC(8): G11C11/15H01L21/8246H01L27/105H01L43/08
CPCG11C11/15
Inventor 土田贤二岩田佳久东知辉
Owner KK TOSHIBA
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products

Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic, Popular Technical Reports.

© 2024 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap|About US| Contact US: help@patsnap.com