Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Self-timed reliability and yield vehicle with gated data and clock

A technology for gating clock and data, applied in the direction of semiconductor device, electric solid state device, single semiconductor device testing, etc., can solve the problems of slow test, unreliable test, increase cycle, etc., and achieve the effect of improving production process

Active Publication Date: 2010-06-23
AVAGO TECH WIRELESS IP SINGAPORE PTE
View PDF8 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0012] Defect tester systems available on the market, such as the PDF solution and the KLA microcircuit structure using SEM or optical inspection, are slow to test and cannot be used for reliability testing, and increase the cycle time if used
[0013] Failure analysis, especially for 90nm and beyond, is becoming extremely difficult

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Self-timed reliability and yield vehicle with gated data and clock
  • Self-timed reliability and yield vehicle with gated data and clock
  • Self-timed reliability and yield vehicle with gated data and clock

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0045] figure 1An embodiment 100 of a self-timed resistive fault test vehicle is shown in which integrated circuits are tested for resistive fault reliability and production and fault location is determined. Column clock circuit 104 receives signals from an NxN multiplexer (MUX) and a first column 112 of interconnect module 101 array. This first column serves as a self-timing circuit that takes a clock edge (usually from a lower speed clock signal) and generates pulses of a certain duration, which are then used to time the N× The speed of the N multiplexers and other columns within the interconnect subarray 101. The output of the other columns is loaded into the column scan trigger logic 108 using this timed pulse and the difference is registered. A signal registered at column scan trigger logic 108 other than the first column of self-timing circuit 112 indicates the presence of an irregularity, defect, or some kind of error in a particular column.

[0046] Similarly, row c...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

A test vehicle, system and method for evaluating an interconnect module manufacturing process while dynamically testing performance with high-speed operational frequencies are disclosed. The test vehicle incorporates a self-timed or gated speed circuit that can detect subtle resistive faults and also show the exact location in the array where the speed fault occurred based on test program data logs from scan flip flops. One embodiment incorporates a gated clock in the gated speed circuit producing gated data that delivers greater statistical properties with respect to Integrated Circuit Direct Drain Quiescent Current (IDDQ) testing.

Description

[0001] Cross References to Related Applications [0002] This application is a continuation-in-part of U.S. Patent Application Serial No. 10 / 418,560 (filed April 16, 2003 by Richard Schnltz), entitled "Self-Timed Reliability and Product Carriers," and is hereby in its entirety for all its disclosures and teachings incorporated herein by reference. field of invention [0003] This invention relates to the manufacture of integrated circuits, and more particularly to test samples for qualifying new production processes. Background technique [0004] In the development of a new production process for integrated circuits (interconnected modules), certain design rules are established to define the capabilities of the process. While production capacity is being developed, designers begin the design of new integrated circuits. Consistency of new process development and production design is of paramount importance to the ability to generate integrated circuit production processes u...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Patents(China)
IPC IPC(8): H01L21/66H01L23/544H01L27/02G01R31/26G01R31/28
Inventor R·舒尔茨D·奥曼J·富瑞
Owner AVAGO TECH WIRELESS IP SINGAPORE PTE
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products

Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic, Popular Technical Reports.

© 2024 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap|About US| Contact US: help@patsnap.com