Process for improving the surface roughness of a semiconductor wafer
A roughness, semiconductor technology, applied in semiconductor/solid-state device manufacturing, electrical components, circuits, etc.
Inactive Publication Date: 2010-12-01
SOITEC SA
View PDF5 Cites 0 Cited by
- Summary
- Abstract
- Description
- Claims
- Application Information
AI Technical Summary
Problems solved by technology
Method used
the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View moreImage
Smart Image Click on the blue labels to locate them in the text.
Smart ImageViewing Examples
Examples
Experimental program
Comparison scheme
Effect test
Embodiment Construction
the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More PUM
Login to View More Abstract
The present invention relates to a process for reducing the roughness of the free surface of a semiconductor wafer, said process comprising a single annealing step for smoothing said free surface, said single annealing step being carried out as a RTA under an atmosphere of pure argon, characterized in that before the RTA a chemical cleaning of the wafer surface is carried out so as to reduce the amount of preliminary pollutants on the wafer.
Description
Process for improving surface roughness of semiconductor wafer technical field The present invention relates generally to the surface treatment of materials, and in particular to the treatment of wafers for the manufacture of components for use in microelectronics and / or optoelectronics. More precisely, the invention relates to a process for reducing the roughness of the free face of a semiconductor wafer, said process comprising a single annealing step for smoothing said free face, said single annealing step being carried out as RTA in a pure argon atmosphere . Background technique The term "free face" refers to the surface of a wafer that is exposed to the external environment (thus distinct from a surface defined by an internal interface between two layers of a multilayer wafer). It will be apparent from the description that the invention can be advantageously realized in combination with processes for producing thin layers, such as described in patent FR2681472 (alt...
Claims
the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More Application Information
Patent Timeline
Login to View More Patent Type & Authority Patents(China)
IPC IPC(8): H01L21/762H01L21/302H01L21/306H01L21/324
CPCH01L21/02052H01L21/324H01L21/76251
Inventor E·内雷C·马勒维尔L·埃卡尔诺
Owner SOITEC SA
