Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Leadless semiconductor package and method of manufacture

a technology of semiconductor packaging and leadframe, which is applied in the direction of semiconductor devices, semiconductor/solid-state device details, line/current collector details, etc., can solve the problem that the thickness requirement of leadframe strips cannot be much less than 100 m, and the thickness of leadframe strips is virtually impossible to handle without damag

Inactive Publication Date: 2012-07-05
STMICROELECTRONICS SRL
View PDF6 Cites 11 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

One problem associated with leadframe-based packages is that there is a minimum thickness requirement for leadframe material.
Typically, leadframe strips cannot be much less than about 100 μm, because thinner material becomes virtually impossible to handle without damage.
It lacks the strength and rigidity to withstand normal handling and the processes to which it is subjected during typical manufacturing operations.
To the extent that special tooling and procedures could be devised to successfully handle thinner material, this would represent a significant additional expense and would eliminate one of the primary advantages of leadframes over other packaging formats, i.e., the ability of many existing automated systems to perform some or all of the processing steps required for more advanced package designs.
Unfortunately, the processes necessary to manufacture leadframes by metal deposition are expensive and time consuming.

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Leadless semiconductor package and method of manufacture
  • Leadless semiconductor package and method of manufacture
  • Leadless semiconductor package and method of manufacture

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0022]Turning now to FIG. 3, a plan view is provided of a leadframe-based semiconductor package 10 according to an embodiment. The package 10 is encapsulated in a molding compound body 12 that is shown as though transparent in order to show the internal structure. The package 10 is in a quad flat pack, no lead (QFN) configuration, and includes a semiconductor die 14 with a plurality of contact pads 17, a plurality of bond pads 16, and a plurality of bond wires 18 coupled between respective pairs of the bond pads and the contact pads.

[0023]FIG. 4 is a cross-sectional view of the semiconductor package 10 taken along lines 4-4 of FIG. 3. Portions of a leadframe 21 are visible, including a die paddle 24 on which the semiconductor die 14 is mounted, and also including a plurality of bond pads 16. The die paddle 24 and bond pads 26 are formed from a common sheet of metal, preferably copper or a copper alloy. An upper plating 26 and a lower plating 22 are positioned on each of the bond pad...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

PropertyMeasurementUnit
Lengthaaaaaaaaaa
Lengthaaaaaaaaaa
Lengthaaaaaaaaaa
Login to View More

Abstract

A leadless semiconductor package includes a package body on a leadframe that includes a die paddle and a plurality of bond pads, none of which extend as far as a lateral face of the body. During manufacture of the package, molding compound is deposited over a face of the leadframe on which the die paddle and bond pads are positioned. After the molding compound is cured, a back side of the leadframe is etched to isolate the die paddle and bond pads, back surfaces of which remain exposed at a back face of the body. During manufacture of the leadframe, a parent substrate is etched to define the die paddle and a plurality of bond pads on one side of the substrate and a plurality of cavities on the opposite face.

Description

BACKGROUND OF THE INVENTION[0001]1. Technical Field[0002]The present disclosure relates to semiconductor packaging, and in particular to leadframe-based packages, to leadframes employed in such packages, and most particularly to flat, leadless type packages and leadframes, such as, e.g., QFN packages.[0003]2. Description of the Related Art[0004]While significant advances have been made in semiconductor packaging, including the development of a very large number of packaging types, the majority of semiconductor devices still employ leadframe based packages. This is due to a number of reasons. In particular, leadframe packages are relatively inexpensive to produce, are well known and understood, the tooling is already in hand or readily available, etc. Additionally, leadframe packages have some advantages over many other packages, including having better thermal transmission characteristics, and more being more robust. As industry demand moves toward smaller packages and higher contac...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
IPC IPC(8): H01L23/495H01L21/64H01L21/60
CPCH01L21/4828H01L21/561H01L23/3107H01L23/49541H01L23/49582H01L24/45H01L24/97H01L2224/45144H01L2224/48091H01L2224/48247H01L2224/49171H01L2224/97H01L2924/01029H01L2924/01079H01L2924/01082H01L24/48H01L24/49H01L2924/01033H01L2224/49052H01L2224/73265H01L2224/48471H01L2224/32245H01L2224/48245H01L2924/00013H01L2924/01028H01L23/49503H01L23/49575Y10T29/49121H01L2924/00014H01L2224/85H01L2924/00H01L2224/13099H01L2224/13599H01L2224/05599H01L2224/05099H01L2224/29099H01L2224/29599H01L2924/00012H01L2924/181H01L24/73H01L2224/05554H01L2224/48253
Inventor TAN, JERRYCABREROS, WILLIAM
Owner STMICROELECTRONICS SRL
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products