Chip algorithm simulating platform and method

An algorithm and platform technology, which is applied in the field of chip algorithm simulation platform, can solve problems such as slow execution speed, a large number of pseudo codes in hardware codes, and a large amount of resources occupied, so as to ensure correctness, easy to learn, and simple to achieve.

Inactive Publication Date: 2008-12-03
VIMICRO CORP
View PDF4 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

That is to say, all the simulation software currently running on the computer use the interpretation method to execute the hardware description language, so the execution speed is very slow, which greatly restricts the error checking speed of the chip algorithm, and cannot meet the debugging and analysis requirements of the algorithm simulation model
For example, using the V568 algorithm simulation model built on the existing simulation platform, it takes more than one day to generate a simple VGA image
[0006] 2. It takes up a lot of resources
[0007] 3. The system is complex
[0008] 4. Difficulty in debugging
After locating the error of the algorithm simulation model, the hardware design engineer needs to modify the code and re-simulate, which will increase the complexity of the Debug process and lead to a large number of pseudocodes in the hardware code

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Chip algorithm simulating platform and method
  • Chip algorithm simulating platform and method
  • Chip algorithm simulating platform and method

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0055] In order to make the objectives, technical solutions, and advantages of the present invention clearer, the following further describes the present invention in detail with reference to the accompanying drawings and embodiments.

[0056] figure 1 Shown is the composition structure of the chip algorithm simulation platform of the present invention, including: a system container library 101, a placement unit 102, a connection unit 103, a simulation control unit 104, and an operation unit 105.

[0057] The system container library 101 stores one or more system containers in advance, and each system container is provided with a unique container number. The system container is used to implement a predetermined algorithm, and is designed in compliance with the actual hardware usage habits. For example, each system container is set with input and / or output ports (Port) as required, and the function division between system containers is also different from the actual The hardware ...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

PUM

No PUM Login to view more

Abstract

The invention discloses an artificial platform and method of chip algorithm, which comprises the following parts: system container base, artificial control unit, placing unit, connecting unit and operating unit, wherein the system container base stores at least one system container to realize present algorithm; the placing unit sends the needed system container in the system container base to the artificial control unit, which forms algorithm artificial model according to the connection relationship of all system containers in the artificial control unit through connecting unit; the artificial control unit sends the model to the operating unit, which execute the artificial operation and generates operating result. The invention improves the quality of algorithm artificial model, which lessens the burden of chip designer.

Description

Technical field [0001] The invention relates to chip algorithm design, in particular to a chip algorithm simulation platform and method. Background technique [0002] At present, chips are playing an extremely important role in many industries and fields such as communications, computers, intelligent systems, automatic control, and space technology, and promote the development of informatization of the entire society. In general, chip production includes two stages: chip design and chip manufacturing. Due to the high cost of chip manufacturing, the specific manifestation is that it costs hundreds of thousands of dollars each time to roll out the chip, and once the chip is taped out, the internal logic structure of the chip cannot be changed. Therefore, before the chip is manufactured, careful and careful chips are required. Design work. [0003] The so-called chip design refers to content such as algorithm implementation and peripheral logic circuit design. Among them, the algori...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

Application Information

Patent Timeline
no application Login to view more
Patent Type & Authority Patents(China)
IPC IPC(8): G06F17/50
Inventor 游明琦涂坚
Owner VIMICRO CORP
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Try Eureka
PatSnap group products