FPGA emulation device and method

A simulation method and technology of a simulation device, which are applied in the field of FPGA simulation, can solve problems such as the disclosure of FPGA simulators and FPGA simulators, and achieve the effects of solving verification difficulties, saving time, and reducing software and hardware design difficulties.

Inactive Publication Date: 2007-12-26
ZTE CORP
View PDF2 Cites 23 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

However, there is currently no signature-based FPGA simulator or no signature-based FPGA simulator has been disclosed

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • FPGA emulation device and method
  • FPGA emulation device and method
  • FPGA emulation device and method

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0047] As shown in Figure 1, the FPGA emulator 1 based on feature word of the present invention comprises:

[0048] Configuration input module 11: it is a parameter input device for various message configurations. After manual input of these parameters, this module saves it as a sorted text file for later query.

[0049] Configuration reading module 12: it reads out the various parameters stored in the text file generated by the configuration input module 11, and sends it to the feature word generation module 13.

[0050] Characteristic word generation module 13: it divides and processes the characteristic word signature transmitted by the configuration reading module 12 according to the design requirements, etc., and then converts the processed characteristic word signature into hexadecimal ASCII code and sends it to the incentive message to generate Module 14.

[0051] Incentive message generation module 14: after the signature in the signature generation module 13 is trans...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

PUM

No PUM Login to view more

Abstract

A method for simulating FPGA includes configuring message parameter with feature character in advance and storing said feature character in file, fetching file to obtain message parameter for automatically generating excitation message inserted with corresponding feature character outputting excitation message through interface module or receiving response message through FPGA logic module to be tested, comparing said messages based on feature character and outputting compared result.

Description

technical field [0001] The invention relates to data communication, in particular to FPGA simulation technology. Background technique [0002] With the development of data communication technology, especially the emergence of high-bandwidth and high-speed data communication technology, in the design of data communication chips, large-scale, high-speed, high-complexity FPGA designs emerge in endlessly, and the correctness verification of FPGA logic design It poses a great challenge, especially for large-scale FPGA design, which has many and complex logic functions, so it is also necessary to design a corresponding complex FPGA verification device to perform simulation verification on FPGA. [0003] Now, emulators used for FPGA simulation include: ① Chinese invention patent application "a software-hardware co-simulation / verification system and vector mode simulation / verification method", application number 200610020631.5, it is a method of software-hardware co-simulation, and ...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

Application Information

Patent Timeline
no application Login to view more
Patent Type & Authority Applications(China)
IPC IPC(8): G06F17/50
Inventor 李新双
Owner ZTE CORP
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Try Eureka
PatSnap group products

Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic.

© 2024 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap