Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Special arithmetic unit ALU

A computing unit and arithmetic technology, applied in the direction of calculation, program control design, instrument, etc., can solve the problems of poor compatibility and achieve the effect of simple structure, fast speed, fast arithmetic and logic operation

Active Publication Date: 2008-06-25
SHANGHAI BEILING
View PDF0 Cites 7 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

Moreover, the method of directly mapping the algorithm to hardware has poor compatibility. Once there is a change in function or algorithm, it is necessary to add modules or modify the circuit structure.

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Special arithmetic unit ALU
  • Special arithmetic unit ALU
  • Special arithmetic unit ALU

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0011] See figure 1 As shown, this is a schematic diagram of the structure of the dedicated arithmetic unit ALU. The dedicated arithmetic unit ALU has two 48bit data input terminals and one 48bit data output terminal.

[0012] The main modules included in the special operation unit ALU are adder, subtractor, multiplier 1, multiplier 2, divider, logarithm rounding, multiplier 3, multiplier 4, absolute value, anti-creep, positive Counting and taking negative numbers, a total of 12 arithmetic or logic operation modules. The main functions of each module are as follows:

[0013] (1) Adder (48bit+48bit): output the result of adding "data 1" and "data 2";

[0014] (2) Subtractor (48bit-48bit): output the subtraction result of "data 1" and "data 2";

[0015] (3) Multiplier (48bit*48bit): output the result of multiplying "data 1" and "data 2" and dividing by 240;

[0016] (4) Multiplier (48bit*48bit): output the result of multiplying "data 1" and "data 2" and dividing by 228;

...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention discloses a special arithmetic logic unit (ALU), comprising 12 48-bit arithmetic or logic modules of a summer, a subtracter, a multiplier (1), a multiplier (2), a divider, logarithm int, a multiplier (3), a multiplier (4), using absolute value, an anti-creeper, taking positive number, taking negative number. The special arithmetic logic unit (ALU) is operated by instructions the length of which is 27 bits including 5 bits for opecode, 6 bits for source 1 address, 6 bits for source 2 address and 10 bits for destination address. Each instruction corresponds to an arithmetic or logic operation. ALU can realize the functions required for electric energy meter design by means of external program, particularly for multi-functional high-performance electric energy meter design, with a simple structure and a high speed.

Description

technical field [0001] The invention relates to a special arithmetic unit ALU (arithmetic logic unit), in particular to a special arithmetic unit ALU used in an electric energy metering chip to realize the design requirements of electric energy metering. Background technique [0002] When the function and performance of the energy metering chip are enhanced, if the method of directly mapping the algorithm into hardware is adopted, the implementation method is to directly map each data processing algorithm module into the corresponding circuit, and the required hardware area will increase with the number of computing units. Or the increase of the number of signal processing bits is greatly increased. Moreover, the method of directly mapping the algorithm to hardware has poor compatibility. Once the function or algorithm is changed, it is necessary to add modules or modify the circuit structure. Therefore, it is necessary to design a new structure and adopt a new method to me...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
IPC IPC(8): G06F7/57G06F9/302G06F9/305G01R22/10
Inventor 韩明王祥莉
Owner SHANGHAI BEILING
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products

Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic, Popular Technical Reports.

© 2024 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap|About US| Contact US: help@patsnap.com