Unlock instant, AI-driven research and patent intelligence for your innovation.

System and method for implementing data bit exchange

A technology of bit exchange and data bit, which is applied in the system field of realizing data bit exchange

Inactive Publication Date: 2011-04-20
ZTE CORP
View PDF4 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

However, the implementation of this method is limited by the function of the dedicated switch chip itself. Therefore, the disadvantage of this method is that it can only complete the basic functions of switching by time slots, and the cost is relatively high.
This method needs to use up to three buffer frames, and the delay of data from input to output is uncertain. Due to the limitation of storage method design, the disadvantage of this method is that the data of a specific input time slot cannot be exchanged to multiple channels at the same time. output slots

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • System and method for implementing data bit exchange
  • System and method for implementing data bit exchange
  • System and method for implementing data bit exchange

Examples

Experimental program
Comparison scheme
Effect test

Embodiment 1

[0124] This embodiment is in the normal working mode, Figure 5 The system structure based on the method embodiment one is based on Figure 5 structure, the implementation process of the method in this embodiment includes the following steps:

[0125] Step 201 , the control registration module 212 controls the switching of the working mode of the FPGA2 according to the configuration of the FPGA2 by the CPU1 .

[0126] Here, in the connection registration module 213, the 15th bit is set as the working mode selection bit. Setting this bit to 0 means that in the normal working mode, the connection mode is used to realize the operation of bit-exchanging the data input to FPGA2 and outputting it.

[0127] Step 202, four channels of 8.196MHz input data are input into FPGA2, and the input data processing unit 23 receives and caches the input data according to the timing control signal provided by the control unit 22, and stores the input data in 4×2048 input data at the same time,...

Embodiment 2

[0137] In this embodiment, it is in the self-test working mode, Figure 6 It is a schematic diagram of the system composition and structure based on the second method embodiment.

[0138] In this embodiment, the principles and operations of steps 301 to 305 are basically the same as those in the method embodiment 1. The difference is that in step 301 of this embodiment, the value of the 15th bit in the connection registration module 213 is set to 1, which means that in In the self-inspection working mode, the detection of FPGA2 is realized by means of messages, and the correctness of the operation of outputting the data input to FPGA2 is verified after bit swapping.

[0139] Then, when FPGA2 enters the self-test working mode, based on Figure 6 structure, the implementation process of the method in this embodiment also includes the following steps:

[0140] Step 306, the output data processing unit 25 receives and buffers the four-way output data output from the connection u...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention discloses a system of realizing data bit exchange, comprising a communicated processor (CPU) and a programmable logic device (FRGA); wherein, CPU is used for configuring FPGA; FPGA is used for obtaining the input data and outputting the input data after bit exchange according to the configuration of CPU. The invention further discloses a method of realizing the data bit exchange. Adopting the system and method in the invention tessellates to exchange the data according to bit and realizes the function of executing non-blocking exchange according to the bit in time slot; the invention is able to output any input bit on the appointed position of all needed outputting channel, which not only improves the flexibility of the data exchange, but also decreases the cost and has highcost performance.

Description

technical field [0001] The invention relates to data exchange technology in communication systems, in particular to a system and method for realizing data bit exchange. Background technique [0002] In the GSM communication system, with the rapid growth of users, the rapid expansion of the communication network scale is brought about. If things go on like this, it will inevitably lead to the problem that the communication network is not smooth; at the same time, in the process of expanding the communication network The investment is bound to involve the issue of saving investment costs. In order to solve the above problems, the existing communication network adopts half-rate voice communication technology, which can not only effectively solve the communication network congestion caused by sudden traffic, promote the year-on-year growth of traffic and business income; but also save the investment in wireless carrier frequency cost and improve resource utilization. The half-...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Patents(China)
IPC IPC(8): H04L12/56H04L12/70
Inventor 徐妍罗军
Owner ZTE CORP