System and method for implementing data bit exchange
A technology of bit exchange and data bit, which is applied in the field of data bit exchange system, can solve the problems of uncertain delay, high cost, and data cannot be exchanged to multiple output time slots at the same time, so as to improve flexibility and cost-effective Effect
- Summary
- Abstract
- Description
- Claims
- Application Information
AI Technical Summary
Problems solved by technology
Method used
Image
Examples
Embodiment 1
[0124] This embodiment is in the normal working mode, Figure 5 The system structure based on the method embodiment one is based on Figure 5 structure, the implementation process of the method in this embodiment includes the following steps:
[0125] Step 201 , the control registration module 212 controls the switching of the working mode of the FPGA2 according to the configuration of the FPGA2 by the CPU1 .
[0126] Here, in the connection registration module 213, the 15th bit is set as the working mode selection bit. Setting this bit to 0 means that in the normal working mode, the connection mode is used to realize the operation of bit-exchanging the data input to FPGA2 and outputting it.
[0127] Step 202, four channels of 8.196MHz input data are input into the FPGA 2, and the input data processing unit 23 receives and buffers the input data according to the timing control signal provided by the control unit 22, and stores the input data in 4×2048 input DPRAM2311 for da...
Embodiment 2
[0137] In this embodiment, it is in the self-test working mode, Image 6 It is a schematic diagram of the system composition and structure based on the second method embodiment.
[0138] In this embodiment, the principles and operations of steps 301 to 305 are basically the same as those in the method embodiment 1. The difference is that in step 301 of this embodiment, the value of the 15th bit in the connection registration module 213 is set to 1, which means that in In the self-inspection working mode, the detection of FPGA2 is realized by means of messages, and the correctness of the operation of outputting the data input to FPGA2 is verified after bit swapping.
[0139] Then, when FPGA2 enters the self-test working mode, based on Image 6 structure, the implementation process of the method in this embodiment also includes the following steps:
[0140] Step 306, the output data processing unit 25 receives and buffers the four-way output data output from the connection uni...
PUM
Login to View More Abstract
Description
Claims
Application Information
Login to View More 