Method for fast switching parallel pipeline IDCT based on AVS and device thereof
A fast-changing and pipelined technology, applied in the field of digital video coding and decoding, can solve problems such as long running time, low resource utilization, and high ratio of decoder resources.
- Summary
- Abstract
- Description
- Claims
- Application Information
AI Technical Summary
Problems solved by technology
Method used
Image
Examples
Embodiment Construction
[0062] The IDCT device of the embodiment of the present invention will be explained in detail below in conjunction with the accompanying drawings.
[0063] The AVS standard uses an 8x8 sub-block as a transformation unit. figure 1 It is a system circuit block diagram of the present invention. In order to understand the specific implementation process of IDCT transformation, the figure 1 The specific functions of various modules are described step by step as follows:
[0064] Step 1, one-dimensional input register module
[0065] Step 1.1, a clock input a residual coefficient, stored in the corresponding register.
[0066]Step 1.2, starting from the first data in an 8x8 block data, output the data in the register in parallel every 8 clocks.
[0067] Step 2, one-dimensional butterfly operation module
[0068] In step 2.1, 8 channels of data are operated in parallel, and the intermediate data is stored in multi-level registers.
[0069] In step 2.2, all operations are shift,...
PUM
Login to View More Abstract
Description
Claims
Application Information
Login to View More 