Multi-chip packaging structure and manufacturing method thereof

A technology of multi-chip packaging and manufacturing methods, applied in semiconductor/solid-state device manufacturing, electrical components, electric solid-state devices, etc., can solve the problems of increasing the overall thickness of the multi-chip packaging structure, increasing the collapse of wire arcs, etc., and avoiding the collapse of welding wires , the overall thickness reduction, the effect of reducing height and length

Active Publication Date: 2010-06-16
CHIPMOS TECH INC
View PDF0 Cites 2 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

In addition, in the multi-chip package structure, the farther the distance between the bonding pad on the chip and the carrier is, the longer the bonding wire electrical

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Multi-chip packaging structure and manufacturing method thereof
  • Multi-chip packaging structure and manufacturing method thereof
  • Multi-chip packaging structure and manufacturing method thereof

Examples

Experimental program
Comparison scheme
Effect test

Example Embodiment

[0060] 1A to 1I is a schematic cross-sectional view of a method for manufacturing a chip package structure according to an embodiment of the present invention, and Figure 2A and Figure 2B for Figure 1B top view. First, please refer to Figure 1A , a carrier 110 is provided, and a first chip 120 having a first active surface 122 , a plurality of first pads 124 on the first active surface 122 and a first back surface 126 is arranged on the carrier 110 on. In this embodiment, the carrier 110 is a circuit board, wherein the circuit board can be a FR4, FR5, BT, PI circuit substrate, and the lead frame is made of copper or other suitable conductive materials, for example. from Figure 1A It can be known that when the carrier 110 is a circuit board, it may have a plurality of third solder pads 112 .

[0061] Next, please refer to Figure 1B , place an opening 132 (such as Figure 2A shown) or a notch 132' (such as Figure 2B The relay circuit substrate 130 shown in the d...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

PUM

No PUM Login to view more

Abstract

The invention discloses a multi-chip packaging structure which comprises a loader, a first chip, a relay circuit base board, a plurality of first bonding wires, a plurality of second bonding wires, a second chip, a plurality of third bonding wires, and a bonding layer. The first chip is arranged on the loader. The relay circuit base board is arranged on the first chip. The first bonding wire is electrically connected between the first chip and the relay circuit base board. The second bonding wire is electrically connected between the relay circuit base board and the loader. The second chip is arranged on the loader and is stacked with the first chip. The third bonding wire is electrically connected between the second chip and the loader. The bonding layer is adhered between the first chip and the second chip. Besides, the invention provides a manufacturing method for the multi-chip packaging structure.

Description

technical field [0001] The present invention relates to a semiconductor device and its manufacturing method, and in particular to a multi-chips package and its manufacturing method. Background technique [0002] In the semiconductor industry, the production of integrated circuits (IC) can be mainly divided into three stages: design of integrated circuits, fabrication of integrated circuits, and packaging of integrated circuits. [0003] In the fabrication of integrated circuits, chips are completed through wafer fabrication, integrated circuit formation, and wafer sawing. The wafer has an active surface, which generally refers to the surface of the wafer with active elements. After the integrated circuit inside the wafer is completed, the active surface of the wafer is further equipped with a plurality of bonding pads, so that the chips formed by dicing the wafer can be electrically connected to the outside through these pads. A carrier. The carrier is, for example, a lea...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

Application Information

Patent Timeline
no application Login to view more
IPC IPC(8): H01L25/00H01L25/18H01L25/065H01L23/488H01L21/60
CPCH01L2924/15311H01L2224/4824H01L2924/10253H01L2224/45144H01L2924/01079H01L2224/48091H01L2224/48227
Inventor 周世文
Owner CHIPMOS TECH INC
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Try Eureka
PatSnap group products

Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic.

© 2024 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap