Check patentability & draft patents in minutes with Patsnap Eureka AI!

Dynamic memory controller and method for increasing bandwidth utilization rate of dynamic memory

A technology of dynamic memory and controller, which is applied in the direction of instrumentation, electrical digital data processing, etc., can solve the problem of low bandwidth utilization of dynamic memory, and achieve the goal of improving bandwidth utilization, reducing delay, and reducing writing or reading delay Effect

Inactive Publication Date: 2011-11-09
ZTE CORP
View PDF7 Cites 10 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0008] The technical problem to be solved by the present invention is to provide a dynamic memory controller and method for improving dynamic memory bandwidth utilization, which can effectively solve the technical problem of low dynamic memory bandwidth utilization in the prior art

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Dynamic memory controller and method for increasing bandwidth utilization rate of dynamic memory
  • Dynamic memory controller and method for increasing bandwidth utilization rate of dynamic memory
  • Dynamic memory controller and method for increasing bandwidth utilization rate of dynamic memory

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0051] The purpose of the present invention is to provide a dynamic memory controller design method, which can effectively improve the read and write efficiency of the access port to the dynamic memory, and has strong scalability and portability.

[0052] The invention provides a method for improving the bandwidth utilization rate of a dynamic memory. The DRAM controller receives and stores the access requests of each access port while sending operation instructions to the DRAM. After sending the operation instructions being sent, the stored next an operation instruction.

[0053] Furthermore, when the DRAM controller sends an operation command to the DRAM, it does not need to wait for the data to be written in the sent operation command to be completely written into the DRAM or for the data to be requested by the sent operation command to be completely read from the DRAM.

[0054] Further, the DRAM controller sends the received request data returned by the DRAM to the corresp...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention provides a dynamic memory controller and method for increasing the bandwidth utilization rate of a dynamic memory. The method comprises the following steps: the dynamic memory controller receives and stores an access request of each access port while transmitting an operating instruction transmitted to the dynamic memory and transmits a next stored operating instruction to the dynamic memory after the transmission of the operating instruction which is being transmitted is finished. By adopting the technical scheme provided by the invention, the technical problem of low bandwidth utilization rate of the dynamic memory in the prior art can be effectively solved.

Description

technical field [0001] The invention relates to a dynamic memory DRAM (Dynamic Random Access Memory) controller, in particular to a dynamic memory controller and a method for improving dynamic memory bandwidth utilization. Background technique [0002] The schematic diagram of the DRAM controller is shown in figure 1 As shown, the controller includes two interfaces: the interface to the access port and the interface to the DRAM chip. [0003] When the controller reads and writes the DRAM, it is limited by its conditions. After sending the read and write addresses, it needs a fixed delay before reading or writing data from the DRAM. Taking DDR3-800 as an example, for DDR3-800 devices, under 400M clock, at least 5 clock cycle delays are required to read or write data from DDR3 SDRAM after sending out the read and write address. And because DDR3 SDRAM is in the same Bank (unit) every time, when reading and writing operations on a new line, you need to close the opened line (P...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
IPC IPC(8): G06F13/16
Inventor 章恒王红展彭贵福
Owner ZTE CORP
Features
  • R&D
  • Intellectual Property
  • Life Sciences
  • Materials
  • Tech Scout
Why Patsnap Eureka
  • Unparalleled Data Quality
  • Higher Quality Content
  • 60% Fewer Hallucinations
Social media
Patsnap Eureka Blog
Learn More