Method and system for parallel computing of interweaved address
A parallel computing and address technology, applied in transmission systems, digital transmission systems, coding, etc., can solve the problems of complex implementation methods and large storage resources, and achieve the effects of reducing implementation difficulty, consumption, and implementation costs.
- Summary
- Abstract
- Description
- Claims
- Application Information
AI Technical Summary
Problems solved by technology
Method used
Image
Examples
Embodiment Construction
[0042] The basic idea of the present invention is: configure and store the interleaving address compression table in advance; receive the data to be decoded, and judge the decoding parallelism; read the interleaving address compression table according to the length of the data packet of the data to be decoded, and obtain the P0 value and interleave to calculate the intermediate value; generate the interleave address and read address according to the decoding parallelism, the length of the data packet of the data to be decoded, the P0 value and the interleave calculation intermediate value, and read the data to be decoded according to the read address to complete the interleave operation .
[0043] The present invention will be further described in detail below with reference to the accompanying drawings and specific embodiments.
[0044] The invention provides a parallel computing system for interleaving addresses, figure 1 It is a schematic structural diagram of a parallel...
PUM
Abstract
Description
Claims
Application Information
- R&D Engineer
- R&D Manager
- IP Professional
- Industry Leading Data Capabilities
- Powerful AI technology
- Patent DNA Extraction
Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic, Popular Technical Reports.
© 2024 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap|About US| Contact US: help@patsnap.com