Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Porous silicon preparing device for gross-area device transfer

A porous silicon, full-area technology, applied in semiconductor/solid-state device manufacturing, electrical components, electrolytic components, etc., can solve problems such as damage to device integrity, cracking, and inability to guarantee silicon wafer corrosion, etc., to achieve convenient operation, simple structure, To achieve the effect of overall transfer

Active Publication Date: 2012-04-18
NANJING UNIV OF AERONAUTICS & ASTRONAUTICS
View PDF3 Cites 5 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

In the two methods, the silicon wafer is fixed by a certain fixture or a mechanical device similar to a fixture. Due to the blocking of the fixture, the entire front side of the silicon wafer cannot be guaranteed to be corroded during the etching process. In the subsequent device transfer process, it can only be realized. partial transfer
On the one hand, this phenomenon leads to incomplete utilization of single crystal silicon wafers, resulting in waste of materials; on the other hand, since the edge of the porous silicon region is connected to the single crystal silicon with a complete crystal lattice, a large external force will be required during the device transfer process. The device can be peeled off, so that the porous silicon film may crack along the cleavage plane under the action of external force, damaging the integrity of the epitaxial device on it

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Porous silicon preparing device for gross-area device transfer
  • Porous silicon preparing device for gross-area device transfer
  • Porous silicon preparing device for gross-area device transfer

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0018] The present invention will be described in detail below in conjunction with the accompanying drawings.

[0019] The tank body 1 uses PTFE rods of Ф150mm×100mm and processes two grooves of Ф120mm×50mm and Ф90mm×40mm at both ends through machining, among which the groove of Ф120mm×50mm is the corrosion tank and the other is the vacuum chamber . A Ф5mm through hole is drilled at the center of the partition in the two grooves for the metal probe 8 to pass through. At the bottom of the corrosion tank, a plurality of grooves with different diameters and widths are processed with the axis of the tank body as the center, and fluorine rubber rings 2 of corresponding sizes are used to realize anodic oxidation treatment of silicon wafers of different sizes. On the end face of the vacuum chamber, a groove with an inner diameter of Ф98.8mm and a width of 3.1mm is processed with the axis of the groove as the center of the circle, and the rubber sealing ring 6 of the corresponding si...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention discloses a porous silicon preparing device for gross-area thin-film device transfer, which comprises a trough body and is characterized in that an etching trough is formed above the trough body; a vacuum chamber is formed below the trough body; a through hole is formed between the etching trough and the vacuum chamber; a rubber pad is arranged on the bottom surface of the etching trough; the through hole is positioned in a ring of the rubber pad; a negative gauze platinum electrode is also arranged in the etching trough; a metal probe electrode is arranged in the vacuum chamber; the upper end of the metal probe electrode passes through the through hole and is positioned in the etching trough; and a vacuum exhaust port is arranged in the vacuum chamber. The device disclosed by the invention has the advantages that: the structure is simple, and the operation is convenient; the device can realize gross-area erosion on the front side of a monocrystalline silicon piece, thereby realizing the purpose of integrally transferring an epitaxial device; and the device can etch monocrystalline silicon pieces with multiple sizes, and the etched monocrystalline silicon pieces can be recycled after being processed.

Description

technical field [0001] The invention relates to a device for preparing porous silicon for full-area device transfer, which can realize borderless transfer of epitaxial devices by preparing double-layer porous silicon or porous silicon with gradually increasing porosity. It belongs to a device for preparing porous silicon. Background technique [0002] Since single crystal silicon wafers have an excellent inductive effect on thin films deposited thereon, epitaxial thin films on single crystal silicon have been widely used in the preparation of semiconductor thin film devices. However, in the process of preparing semiconductor thin film devices by this method, the single crystal silicon wafer can only be used once, and the manufacturing cost of the single crystal silicon wafer itself is relatively high, which leads to the high cost of the semiconductor thin film device. Layer transfer technology is a technology that not only maintains the complete lattice structure of the...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Applications(China)
IPC IPC(8): C25F3/12C25F7/00C30B33/10H01L21/67
Inventor 张磊沈鸿烈
Owner NANJING UNIV OF AERONAUTICS & ASTRONAUTICS
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products